SlideShare uma empresa Scribd logo

The IEEE 1149.1 Boundary-scan test standard

•Transferir como PPT, PDF•
•
Jose Manuel Martins Ferreira
Jose Manuel Martins Ferreira

Talk delivered to bachelor students of electrical engineering at the Technical University of Talllinn in May 2009

EducaçãoNegóciosTecnologia
1 de 32
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
Outline ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 1
[object Object],[object Object],[object Object],[object Object],[object Object],1: The IEEE 1149.1 std (boundary-scan test)
Why Boundary Scan Test? ,[object Object],[object Object],[object Object]
The application domain of BST ,[object Object],[object Object],[object Object]
The BS test principle ,[object Object]
The basic BS cell ,[object Object],[object Object],[object Object],[object Object]
The BS architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
TAP controller state transition diagram
BST instructions ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
2: The remote BST controller (MWS-TAP) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Why / what for? ,[object Object],[object Object],[object Object]
Setup: The MWS board ,[object Object],[object Object]
MWS board: the JTAG pins TMS TCK TDO TDI
Setup: IP and connections ,[object Object],[object Object]
Set up (cont.) ,[object Object],[object Object],[object Object],[object Object]
MWS-TAP – set IP address and connect
MWS-TAP – Open / write a new SVF test program
Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
Outline of this talk ,[object Object],[object Object],[object Object],[object Object],[object Object],Part 2
3: The demonstration board ,[object Object],[object Object],[object Object],[object Object]
Block diagram of the demonstration board
Schematic diagram
Integrity check of the BS infrastructure ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Led control ,[object Object],[object Object],instructions BS register
MWS-TAP – Example (led control)
4: Open and short fault detection ,[object Object],[object Object],[object Object]
Detection of open circuit X1 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short-circuit X2 ,[object Object],/G A B /Y0 /Y1 /Y2 /Y3
Detection of short circuit X9 ,[object Object]
[object Object],Detection of short circuit X16
Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]

Recomendados

Jtag presentation
Jtag presentationJtag presentation
Jtag presentation
klinetik
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
saisudheerkotta
 
JTAG Interface (Intro)
JTAG Interface (Intro)JTAG Interface (Intro)
JTAG Interface (Intro)
Nitesh Bhatia
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
Anish Gupta
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
Praveen Kumar
 
Ambha axi
Ambha axiAmbha axi
Ambha axi
HARINATH REDDY
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
Usha Mehta
 
axi protocol
axi protocolaxi protocol
axi protocol
Azad Mishra
 

Recomendados

Jtag presentation
Jtag presentationJtag presentation
Jtag presentation
klinetik
 
42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx42 PPT-5 BOUNDARY SCAN....pptx
42 PPT-5 BOUNDARY SCAN....pptx
saisudheerkotta
 
JTAG Interface (Intro)
JTAG Interface (Intro)JTAG Interface (Intro)
JTAG Interface (Intro)
Nitesh Bhatia
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
Anish Gupta
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
Praveen Kumar
 
Ambha axi
Ambha axiAmbha axi
Ambha axi
HARINATH REDDY
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
Usha Mehta
 
axi protocol
axi protocolaxi protocol
axi protocol
Azad Mishra
 
Design for Testability
Design for Testability Design for Testability
Design for Testability
kumar gavanurmath
 
System verilog important
System verilog importantSystem verilog important
System verilog important
elumalai7
 
Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
Mantra VLSI
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi Synthesis
SIVA NAGENDRA REDDY
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
Nallapati Anindra
 
Data types in verilog
Data types in verilogData types in verilog
Data types in verilog
Nallapati Anindra
 
Spyglass dft
Spyglass dftSpyglass dft
Spyglass dft
kumar gavanurmath
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
Deiptii Das
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
SPI Bus Protocol
SPI Bus ProtocolSPI Bus Protocol
SPI Bus Protocol
Sudhanshu Janwadkar
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
Usha Mehta
 
Floor plan & Power Plan
Floor plan & Power Plan Floor plan & Power Plan
Floor plan & Power Plan
Prathyusha Madapalli
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
Naveen Kumar
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
Murali Rai
 
ASIC design verification
ASIC design verificationASIC design verification
ASIC design verification
Gireesh Kallihal
 
Digital Basics
Digital BasicsDigital Basics
Digital Basics
university of education,Lahore
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
shaik sharief
 
Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
Veryx Technologies
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
srivaishnavi sivagnanam
 

Mais conteúdo relacionado

Mais procurados

ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
Deiptii Das
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
Murali Rai
 

Mais procurados (20)

Design for Testability
Design for Testability Design for Testability
Design for Testability
 
System verilog important
System verilog importantSystem verilog important
System verilog important
 
Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)Serial Peripheral Interface(SPI)
Serial Peripheral Interface(SPI)
 
2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification2019 2 testing and verification of vlsi design_verification
2019 2 testing and verification of vlsi design_verification
 
Verilog HDL
Verilog HDLVerilog HDL
Verilog HDL
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi Synthesis
 
Synchronous and asynchronous clock
Synchronous and asynchronous clockSynchronous and asynchronous clock
Synchronous and asynchronous clock
 
Data types in verilog
Data types in verilogData types in verilog
Data types in verilog
 
Spyglass dft
Spyglass dftSpyglass dft
Spyglass dft
 
ATPG Methods and Algorithms
ATPG Methods and AlgorithmsATPG Methods and Algorithms
ATPG Methods and Algorithms
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
 
SPI Bus Protocol
SPI Bus ProtocolSPI Bus Protocol
SPI Bus Protocol
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
 
Floor plan & Power Plan
Floor plan & Power Plan Floor plan & Power Plan
Floor plan & Power Plan
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
 
VLSI routing
VLSI routingVLSI routing
VLSI routing
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
ASIC design verification
ASIC design verificationASIC design verification
ASIC design verification
 
Digital Basics
Digital BasicsDigital Basics
Digital Basics
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 

Semelhante a The IEEE 1149.1 Boundary-scan test standard

Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
srivaishnavi sivagnanam
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
PROFIBUS and PROFINET InternationaI - PI UK
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production Test
Hank Lydick
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11g
Arpan Pal
 
7SJ64 Relay
7SJ64 Relay7SJ64 Relay
7SJ64 Relay
ashwini reliserv
 

Semelhante a The IEEE 1149.1 Boundary-scan test standard (20)

Veryx Product Catalog - ATTEST
Veryx Product Catalog - ATTESTVeryx Product Catalog - ATTEST
Veryx Product Catalog - ATTEST
 
Srivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_newSrivaishnavi Sivagnanam_resume_final - CA_new
Srivaishnavi Sivagnanam_resume_final - CA_new
 
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
C08 – Updated planning and commissioning guidelines for Profinet - Xaver Sch...
 
Zigbee 802-15-4
Zigbee 802-15-4Zigbee 802-15-4
Zigbee 802-15-4
 
Design and development of automated tests for the IoT
Design and development of automated tests for the IoTDesign and development of automated tests for the IoT
Design and development of automated tests for the IoT
 
Soc.pptx
Soc.pptxSoc.pptx
Soc.pptx
 
STS Characterization to Production Test
STS Characterization to Production TestSTS Characterization to Production Test
STS Characterization to Production Test
 
On using BS to improve the
On using BS to improve theOn using BS to improve the
On using BS to improve the
 
Speed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC frameworkSpeed5G Workshop London presentation of the Speed5G MAC framework
Speed5G Workshop London presentation of the Speed5G MAC framework
 
HYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection WebinarHYPERSIM Relay Protection Webinar
HYPERSIM Relay Protection Webinar
 
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdfSamsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
Samsung_EnodeLSMR__Integration_Module__V1.pdf (1).pdf
 
cFrame framework slides
cFrame framework slidescFrame framework slides
cFrame framework slides
 
Call flow umts
Call flow umtsCall flow umts
Call flow umts
 
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystemDCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
DCCN 2016 - Tutorial 2 - 4G for SmartGrid ecosystem
 
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUESLTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
LTE-Network-Planning-Huawei-Technologies EMERSON EDUARDO RODRIGUES
 
End to End Convergence
End to End ConvergenceEnd to End Convergence
End to End Convergence
 
Ethernet basics
Ethernet basicsEthernet basics
Ethernet basics
 
Bitm2003 802.11g
Bitm2003 802.11gBitm2003 802.11g
Bitm2003 802.11g
 
7SJ64 Relay
7SJ64 Relay7SJ64 Relay
7SJ64 Relay
 
Equip test
Equip testEquip test
Equip test
 

Mais de Jose Manuel Martins Ferreira

Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUP
Jose Manuel Martins Ferreira
 

Mais de Jose Manuel Martins Ferreira (7)

Ddis3010 course work_spec_slides
Ddis3010 course work_spec_slidesDdis3010 course work_spec_slides
Ddis3010 course work_spec_slides
 
REV2010
REV2010REV2010
REV2010
 
REV2009
REV2009REV2009
REV2009
 
Laboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUPLaboratório de ensino e aprendizagem FEUP / FPCEUP
Laboratório de ensino e aprendizagem FEUP / FPCEUP
 
Adelaide Jan 2009
Adelaide Jan 2009Adelaide Jan 2009
Adelaide Jan 2009
 
Elearning Up Jan2009
Elearning Up Jan2009Elearning Up Jan2009
Elearning Up Jan2009
 
SBCCI08
SBCCI08SBCCI08
SBCCI08
 

Último

The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
heathfieldcps1
 

Último (20)

FSB Advising Checklist - Orientation 2024
FSB Advising Checklist - Orientation 2024FSB Advising Checklist - Orientation 2024
FSB Advising Checklist - Orientation 2024
 
COMMUNICATING NEGATIVE NEWS - APPROACHES .pptx
COMMUNICATING NEGATIVE NEWS - APPROACHES .pptxCOMMUNICATING NEGATIVE NEWS - APPROACHES .pptx
COMMUNICATING NEGATIVE NEWS - APPROACHES .pptx
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docx
 
HMCS Max Bernays Pre-Deployment Brief (May 2024).pptx
HMCS Max Bernays Pre-Deployment Brief (May 2024).pptxHMCS Max Bernays Pre-Deployment Brief (May 2024).pptx
HMCS Max Bernays Pre-Deployment Brief (May 2024).pptx
 
Single or Multiple melodic lines structure
Single or Multiple melodic lines structureSingle or Multiple melodic lines structure
Single or Multiple melodic lines structure
 
Wellbeing inclusion and digital dystopias.pptx
Wellbeing inclusion and digital dystopias.pptxWellbeing inclusion and digital dystopias.pptx
Wellbeing inclusion and digital dystopias.pptx
 
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
 
Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...
Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...
Beyond_Borders_Understanding_Anime_and_Manga_Fandom_A_Comprehensive_Audience_...
 
How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17
 
Plant propagation: Sexual and Asexual propapagation.pptx
Plant propagation: Sexual and Asexual propapagation.pptxPlant propagation: Sexual and Asexual propapagation.pptx
Plant propagation: Sexual and Asexual propapagation.pptx
 
Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)
 
Google Gemini An AI Revolution in Education.pptx
Google Gemini An AI Revolution in Education.pptxGoogle Gemini An AI Revolution in Education.pptx
Google Gemini An AI Revolution in Education.pptx
 
On_Translating_a_Tamil_Poem_by_A_K_Ramanujan.pptx
On_Translating_a_Tamil_Poem_by_A_K_Ramanujan.pptxOn_Translating_a_Tamil_Poem_by_A_K_Ramanujan.pptx
On_Translating_a_Tamil_Poem_by_A_K_Ramanujan.pptx
 
Graduate Outcomes Presentation Slides - English
Graduate Outcomes Presentation Slides - EnglishGraduate Outcomes Presentation Slides - English
Graduate Outcomes Presentation Slides - English
 
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
Sensory_Experience_and_Emotional_Resonance_in_Gabriel_Okaras_The_Piano_and_Th...
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
NO1 Top Black Magic Specialist In Lahore Black magic In Pakistan Kala Ilam Ex...
NO1 Top Black Magic Specialist In Lahore Black magic In Pakistan Kala Ilam Ex...NO1 Top Black Magic Specialist In Lahore Black magic In Pakistan Kala Ilam Ex...
NO1 Top Black Magic Specialist In Lahore Black magic In Pakistan Kala Ilam Ex...
 

The IEEE 1149.1 Boundary-scan test standard

  • 1. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf J. M. Martins Ferreira FEUP / DEEC - Rua Dr. Roberto Frias 4200-537 Porto - PORTUGAL Tel. 351 225 081 889 / Fax: 351 225 081 443 [ jmf@fe.up.pt ] Boundary-scan test for structural fault detection
  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8.
  • 9. TAP controller state transition diagram
  • 10.
  • 11.
  • 12.
  • 13.
  • 14. MWS board: the JTAG pins TMS TCK TDO TDI
  • 15.
  • 16.
  • 17. MWS-TAP – set IP address and connect
  • 18. MWS-TAP – Open / write a new SVF test program
  • 19. Short break! Tallinn Technical University :: May 4th 2009 Boundary-scan test for structural fault detection Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf
  • 20.
  • 21.
  • 22. Block diagram of the demonstration board
  • 24.
  • 25.
  • 26. MWS-TAP – Example (led control)
  • 27.
  • 28.
  • 29.
  • 30.
  • 31.
  • 32. Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Tallinn Technical University :: May 4th 2009 This presentation is available at http://www.slideshare.net/josemmf Boundary-scan test for structural fault detection Thanks for your attention! J. M. Martins Ferreira [ jmf@fe.up.pt ]