SlideShare uma empresa Scribd logo
1 de 19
PRESENTED BY:-                              PRESENTED TO:-
             Aman Jain (EC 08)                           Ravitesh Mishra
             Gourav Gupta (EC 38)                        A.P,BCE Mandideep
             Mohit Swarnkar ( EC 53)
             Narendra Singh Rajput (EC 57)
             Piyush Pal (EC66)




28/02/2013        Time taken: 24 mins        AMAN JAIN   Number of Slides : 19   1
Presentation Outline



  What is Phase Locked Loop (PLL)
  Parts of a PLL
  Locked Condition
  Dynamics of Simple PLL
  Transient Respone to PLL
  Application of PLL




28/02/2013                              AMAN JAIN           2
What is Phase Locked Loop (PLL)




   PLL is an Electronic Module (Circuit) that locks the phase of the output to the input.

   A PLL is a negative feedback system where an oscillator-generated signal is phase and frequency locked to a reference signal.




28/02/2013                                              AMAN JAIN                                                                  3
Parts of a PLL



  Phase Detector
  Filter
  Voltage Controlled Oscillator




28/02/2013                         MOHIT SWARNKAR    4
Parts of a PLL


  Phase Detector
            Acts as comparator
            Produces a voltage proportional to the phase difference between input and output signal
            Voltage becomes a control signal




28/02/2013                                      MOHIT SWARNKAR                                         5
Implementation of PD



  Phase Detector is an XOR gate.




28/02/2013                          MOHIT SWARNKAR         6
28/02/2013   MOHIT SWARNKAR   7
Parts of a PLL




  Filter
               Determines dynamic characteristics of PLL
                      Specify Capture Range (bandwidth)

                      Specify Tracking Range

               Receives signal from Phase Detector and filters accordingly




28/02/2013                                     NARENDRA SINGH RAJPUT          8
Parts of a PLL


  Voltage Controlled Oscillator
            Set tuning range
            Set noise margin
            Creates low noise clock oscillation



         Wout = Wo+Kvco Vcont




28/02/2013                                  NARENDRA SINGH RAJPUT   9
Locked Condition


  Locked Condition
              d/dt(φin-φout)=0



    This implies that
                            win = wout




28/02/2013                               NARENDRA SINGH RAJPUT   10
Vi and Vout has at the same
 frequency W1

  The phase detector must
   produce V1
  Hence, VCO is dynamically
   changing and PD is creating
   VControl to adjust for the phase
   difference.
  The PLL is in the Locked state




28/02/2013                            NARENDRA SINGH RAJPUT   11
Dynamics of Simple PLL

 PLL is a feedback system
            PD is a gain amplifier
            LPF be first order filter
            VCO is a unit step module
 The transfer function of the feedback system is given as:




28/02/2013                                     GOURAV KUMAR GUPTA         12
28/02/2013   GOURAV KUMAR GUPTA   13
Transient Response to PLL


  The unit step response to second order system can be
               Overdamped
               Critically damped
               Underdamped




    Problems with this PLL
              Settling time Vs. ripple of Vcontor
              Stability of the system
              Lacks performance in ICs




28/02/2013                                    GOURAV KUMAR GUPTA           14
28/02/2013   GOURAV KUMAR GUPTA   15
Application of PLL



 Frequency Multiplications
             The feedback loop has frequency division.
             Frequency division is implemented using a counter.




28/02/2013                                           PIYUSH PAL        16
 Jitter Reduction
  Clock Skew Reduction
             Buffers are used to distribute the clock
             Embed the buffer within the loop




28/02/2013                                              PIYUSH PAL   17
Other applications include:



  Demodulation of both FM and AM signals
  Recovery of small signals that otherwise would be lost in noise (lock-in amplifier)
  Recovery of clock timing information from a data stream such as from a disk drive
  Clock multipliers in microprocessors that allow internal processor elements to run faster than external connections, while
   maintaining precise timing relationships
  DTMF decoders, modems, and other tone decoders, for remote control and telecommunications




28/02/2013                                              PIYUSH PAL                                                              18
THANK YOU




28/02/2013   19

Mais conteúdo relacionado

Mais procurados

(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
Chirag vasava
 
Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop
imengineer
 
Digital modulation techniques
Digital modulation techniquesDigital modulation techniques
Digital modulation techniques
srkrishna341
 

Mais procurados (20)

Pll ppt
Pll pptPll ppt
Pll ppt
 
FSK , FM DEMODULATOR & VOLTAGE REGULATOR ICS
FSK , FM DEMODULATOR & VOLTAGE REGULATOR ICS  FSK , FM DEMODULATOR & VOLTAGE REGULATOR ICS
FSK , FM DEMODULATOR & VOLTAGE REGULATOR ICS
 
Charged pump plls
Charged pump pllsCharged pump plls
Charged pump plls
 
Superhetrodyne receiver
Superhetrodyne receiverSuperhetrodyne receiver
Superhetrodyne receiver
 
Directional couplers ppt for microwave engineering
Directional couplers  ppt for microwave engineeringDirectional couplers  ppt for microwave engineering
Directional couplers ppt for microwave engineering
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
 
Differential amplifier
Differential amplifierDifferential amplifier
Differential amplifier
 
Synchronization
SynchronizationSynchronization
Synchronization
 
FM Demodulator
FM DemodulatorFM Demodulator
FM Demodulator
 
Phase locked loop
Phase locked loop Phase locked loop
Phase locked loop
 
Microwave Coupler
Microwave CouplerMicrowave Coupler
Microwave Coupler
 
Digital modulation techniques
Digital modulation techniquesDigital modulation techniques
Digital modulation techniques
 
Threshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length ModulationThreshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length Modulation
 
Two cavity klystron
Two cavity klystronTwo cavity klystron
Two cavity klystron
 
Radio receivers,dp
Radio receivers,dpRadio receivers,dp
Radio receivers,dp
 
Band pass filter
Band pass filterBand pass filter
Band pass filter
 
Low noise amplifier
Low noise amplifierLow noise amplifier
Low noise amplifier
 
Receiver design
Receiver designReceiver design
Receiver design
 
IMPLEMENTATION OF UPSAMPLING & DOWNSAMPLING
IMPLEMENTATION OF UPSAMPLING & DOWNSAMPLINGIMPLEMENTATION OF UPSAMPLING & DOWNSAMPLING
IMPLEMENTATION OF UPSAMPLING & DOWNSAMPLING
 
NOISE IN Analog Communication Part-2 AM SYSTEMS.ppt
NOISE IN Analog Communication  Part-2 AM SYSTEMS.pptNOISE IN Analog Communication  Part-2 AM SYSTEMS.ppt
NOISE IN Analog Communication Part-2 AM SYSTEMS.ppt
 

Destaque

Introduction To Robotics
Introduction To RoboticsIntroduction To Robotics
Introduction To Robotics
parthmullick
 

Destaque (9)

555 Timer IC
555 Timer IC555 Timer IC
555 Timer IC
 
Introduction to Mobile Robotics
Introduction to Mobile RoboticsIntroduction to Mobile Robotics
Introduction to Mobile Robotics
 
Writing for the Web: The Right Strategy
Writing for the Web: The Right StrategyWriting for the Web: The Right Strategy
Writing for the Web: The Right Strategy
 
Writing for the Web
Writing for the WebWriting for the Web
Writing for the Web
 
555 Timer Ic
555 Timer Ic555 Timer Ic
555 Timer Ic
 
Introduction To Robotics
Introduction To RoboticsIntroduction To Robotics
Introduction To Robotics
 
Pulse modulation
Pulse modulationPulse modulation
Pulse modulation
 
Introduction to Control System : Open Loop System and Close Loop System
Introduction to Control System : Open Loop System and Close Loop SystemIntroduction to Control System : Open Loop System and Close Loop System
Introduction to Control System : Open Loop System and Close Loop System
 
robotics ppt
robotics ppt robotics ppt
robotics ppt
 

Semelhante a PHASE LOCK LOOPs

Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology
Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology
Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology
VLSICS Design
 
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGYDESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
VLSICS Design
 
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGYDESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
VLSICS Design
 

Semelhante a PHASE LOCK LOOPs (20)

En34855860
En34855860En34855860
En34855860
 
A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...
 
A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...A high speed low power consumption d flip flop for high speed phase frequency...
A high speed low power consumption d flip flop for high speed phase frequency...
 
Sub157
Sub157Sub157
Sub157
 
LIC UNIT III.pptx
LIC UNIT III.pptxLIC UNIT III.pptx
LIC UNIT III.pptx
 
Lf2418891896
Lf2418891896Lf2418891896
Lf2418891896
 
Phase lockedLoop
Phase lockedLoopPhase lockedLoop
Phase lockedLoop
 
Dual Edge Triggered Phase Detector for DLL and PLL Applications
Dual Edge Triggered Phase Detector for DLL and PLL ApplicationsDual Edge Triggered Phase Detector for DLL and PLL Applications
Dual Edge Triggered Phase Detector for DLL and PLL Applications
 
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerSpur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency Synthesizer
 
Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology
Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology
Design of Low Power Phase Locked Loop (PLL) Using 45NM VLSI Technology
 
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGYDESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
 
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGYDESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
DESIGN OF LOW POWER PHASE LOCKED LOOP (PLL) USING 45NM VLSI TECHNOLOGY
 
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
A High-Speed, Low Power Consumption Positive Edge Triggered D Flip-Flop for H...
 
Experimental Electrical Characterization Results of PLL Jitter
Experimental Electrical Characterization Results of PLL JitterExperimental Electrical Characterization Results of PLL Jitter
Experimental Electrical Characterization Results of PLL Jitter
 
introduction to PLL.ppt
introduction to PLL.pptintroduction to PLL.ppt
introduction to PLL.ppt
 
Phase locked loop design
Phase locked loop designPhase locked loop design
Phase locked loop design
 
Special type diode
Special type diodeSpecial type diode
Special type diode
 
Presentation 3 PLL_Analog_digital.pptx
Presentation 3 PLL_Analog_digital.pptxPresentation 3 PLL_Analog_digital.pptx
Presentation 3 PLL_Analog_digital.pptx
 
EE 305 Project_1 The Effective External Defibrillators
EE 305 Project_1 The Effective External Defibrillators EE 305 Project_1 The Effective External Defibrillators
EE 305 Project_1 The Effective External Defibrillators
 
Mini_project_b.tech_sem6_may_2017
Mini_project_b.tech_sem6_may_2017Mini_project_b.tech_sem6_may_2017
Mini_project_b.tech_sem6_may_2017
 

Mais de Rabindranath Tagore University, Bhopal

Mais de Rabindranath Tagore University, Bhopal (10)

Datapath subsystem multiplication
Datapath subsystem multiplicationDatapath subsystem multiplication
Datapath subsystem multiplication
 
Flip flo ps
Flip flo psFlip flo ps
Flip flo ps
 
Non ideal effects of pll
Non ideal effects of pllNon ideal effects of pll
Non ideal effects of pll
 
Design and Implementation of an Advanced DMA Controller on AMBA-Based SoC
Design and Implementation of an Advanced DMA Controller on AMBA-Based SoCDesign and Implementation of an Advanced DMA Controller on AMBA-Based SoC
Design and Implementation of an Advanced DMA Controller on AMBA-Based SoC
 
ALGORITHMIC STATE MACHINES
ALGORITHMIC STATE MACHINESALGORITHMIC STATE MACHINES
ALGORITHMIC STATE MACHINES
 
Controllers
ControllersControllers
Controllers
 
Hardware firmware algorithm
Hardware firmware algorithmHardware firmware algorithm
Hardware firmware algorithm
 
Data system designing
Data system designingData system designing
Data system designing
 
ROM
ROMROM
ROM
 
Shifters
ShiftersShifters
Shifters
 

PHASE LOCK LOOPs

  • 1. PRESENTED BY:- PRESENTED TO:- Aman Jain (EC 08) Ravitesh Mishra Gourav Gupta (EC 38) A.P,BCE Mandideep Mohit Swarnkar ( EC 53) Narendra Singh Rajput (EC 57) Piyush Pal (EC66) 28/02/2013 Time taken: 24 mins AMAN JAIN Number of Slides : 19 1
  • 2. Presentation Outline  What is Phase Locked Loop (PLL)  Parts of a PLL  Locked Condition  Dynamics of Simple PLL  Transient Respone to PLL  Application of PLL 28/02/2013 AMAN JAIN 2
  • 3. What is Phase Locked Loop (PLL) PLL is an Electronic Module (Circuit) that locks the phase of the output to the input. A PLL is a negative feedback system where an oscillator-generated signal is phase and frequency locked to a reference signal. 28/02/2013 AMAN JAIN 3
  • 4. Parts of a PLL  Phase Detector  Filter  Voltage Controlled Oscillator 28/02/2013 MOHIT SWARNKAR 4
  • 5. Parts of a PLL  Phase Detector  Acts as comparator  Produces a voltage proportional to the phase difference between input and output signal  Voltage becomes a control signal 28/02/2013 MOHIT SWARNKAR 5
  • 6. Implementation of PD  Phase Detector is an XOR gate. 28/02/2013 MOHIT SWARNKAR 6
  • 7. 28/02/2013 MOHIT SWARNKAR 7
  • 8. Parts of a PLL  Filter  Determines dynamic characteristics of PLL  Specify Capture Range (bandwidth)  Specify Tracking Range  Receives signal from Phase Detector and filters accordingly 28/02/2013 NARENDRA SINGH RAJPUT 8
  • 9. Parts of a PLL  Voltage Controlled Oscillator  Set tuning range  Set noise margin  Creates low noise clock oscillation Wout = Wo+Kvco Vcont 28/02/2013 NARENDRA SINGH RAJPUT 9
  • 10. Locked Condition  Locked Condition d/dt(φin-φout)=0 This implies that win = wout 28/02/2013 NARENDRA SINGH RAJPUT 10
  • 11. Vi and Vout has at the same frequency W1  The phase detector must produce V1  Hence, VCO is dynamically changing and PD is creating VControl to adjust for the phase difference.  The PLL is in the Locked state 28/02/2013 NARENDRA SINGH RAJPUT 11
  • 12. Dynamics of Simple PLL  PLL is a feedback system PD is a gain amplifier LPF be first order filter VCO is a unit step module  The transfer function of the feedback system is given as: 28/02/2013 GOURAV KUMAR GUPTA 12
  • 13. 28/02/2013 GOURAV KUMAR GUPTA 13
  • 14. Transient Response to PLL  The unit step response to second order system can be Overdamped Critically damped Underdamped  Problems with this PLL Settling time Vs. ripple of Vcontor Stability of the system Lacks performance in ICs 28/02/2013 GOURAV KUMAR GUPTA 14
  • 15. 28/02/2013 GOURAV KUMAR GUPTA 15
  • 16. Application of PLL  Frequency Multiplications The feedback loop has frequency division. Frequency division is implemented using a counter. 28/02/2013 PIYUSH PAL 16
  • 17.  Jitter Reduction  Clock Skew Reduction Buffers are used to distribute the clock Embed the buffer within the loop 28/02/2013 PIYUSH PAL 17
  • 18. Other applications include:  Demodulation of both FM and AM signals  Recovery of small signals that otherwise would be lost in noise (lock-in amplifier)  Recovery of clock timing information from a data stream such as from a disk drive  Clock multipliers in microprocessors that allow internal processor elements to run faster than external connections, while maintaining precise timing relationships  DTMF decoders, modems, and other tone decoders, for remote control and telecommunications 28/02/2013 PIYUSH PAL 18