10. 11/9/2016 Centralized SharedMemory Architectures
http://eceresearch.unm.edu/jimp/611/slides/chap8_2.html 10/12
Write
hit
Processor Write data in cache.
Read
miss
Bus Request data from cache or memory.
Write
miss
Bus
Request data from cache or memory (perform
any needed invalidates).
This causes processors with copies to invalidate them.
An Example Centralized SharedMemory Snooping Protocol
Write invalidation and a writeback cache assumed:
An Example Centralized SharedMemory Snooping Protocol
These state transitions have no analog in a uniprocessor cache
controller.