Enviar pesquisa
Carregar
Efficiency Through Methodology
•
0 gostou
•
461 visualizações
D
DVClub
Seguir
Vista de apresentação de diapositivos
Denunciar
Compartilhar
Vista de apresentação de diapositivos
Denunciar
Compartilhar
1 de 10
Baixar agora
Baixar para ler offline
Recomendados
Validating Next Generation CPUs
Validating Next Generation CPUs
DVClub
Sharam salamian
Sharam salamian
Obsidian Software
Stinson post si and verification
Stinson post si and verification
Obsidian Software
The Cortex-A15 Verification Story
The Cortex-A15 Verification Story
DVClub
Validation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environment
Obsidian Software
Trends in Mixed Signal Validation
Trends in Mixed Signal Validation
DVClub
ASIC design verification
ASIC design verification
Gireesh Kallihal
Coverage Solutions on Emulators
Coverage Solutions on Emulators
DVClub
Recomendados
Validating Next Generation CPUs
Validating Next Generation CPUs
DVClub
Sharam salamian
Sharam salamian
Obsidian Software
Stinson post si and verification
Stinson post si and verification
Obsidian Software
The Cortex-A15 Verification Story
The Cortex-A15 Verification Story
DVClub
Validation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environment
Obsidian Software
Trends in Mixed Signal Validation
Trends in Mixed Signal Validation
DVClub
ASIC design verification
ASIC design verification
Gireesh Kallihal
Coverage Solutions on Emulators
Coverage Solutions on Emulators
DVClub
Strickland dvclub
Strickland dvclub
Obsidian Software
Zehr dv club_12052006
Zehr dv club_12052006
Obsidian Software
Chris brown ti
Chris brown ti
Obsidian Software
Code Management Workshop
Code Management Workshop
Sameh El-Ashry
Resume_Anurag_Design_Verification_2+_yrs
Resume_Anurag_Design_Verification_2+_yrs
ANURAG KAVADANA
Zhang rtp q307
Zhang rtp q307
Obsidian Software
How to become a testing expert
How to become a testing expert
gaoliang641
A Computer Vision Application for In Vitro Diagnostics Devices
A Computer Vision Application for In Vitro Diagnostics Devices
AdaCore
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?
Sameh El-Ashry
Gatehouse software genanvendelse
Gatehouse software genanvendelse
InfinIT - Innovationsnetværket for it
The Evolution of Agile - Continuous Delivery - Extending Agile out to Product...
The Evolution of Agile - Continuous Delivery - Extending Agile out to Product...
Burns Sheehan
Meenakshi Pal_16
Meenakshi Pal_16
Meenakshi Pal
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Sameh El-Ashry
Reverse engineering
Reverse engineering
Saswat Padhi
Foundational Design Patterns for Multi-Purpose Applications
Foundational Design Patterns for Multi-Purpose Applications
Ching-Hwa Yu
Chipions session 2021 - VLSI career
Chipions session 2021 - VLSI career
Sameh El-Ashry
Fpga Verification Methodology and case studies - Semisrael Expo2014
Fpga Verification Methodology and case studies - Semisrael Expo2014
Avi Caspi
Bristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_tim
Obsidian Software
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)
DVClub
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)
DVClub
AMD_11th_Intl_SoC_Conf_UCI_Irvine
AMD_11th_Intl_SoC_Conf_UCI_Irvine
Pankaj Singh
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification Experience
DVClub
Mais conteúdo relacionado
Mais procurados
Strickland dvclub
Strickland dvclub
Obsidian Software
Zehr dv club_12052006
Zehr dv club_12052006
Obsidian Software
Chris brown ti
Chris brown ti
Obsidian Software
Code Management Workshop
Code Management Workshop
Sameh El-Ashry
Resume_Anurag_Design_Verification_2+_yrs
Resume_Anurag_Design_Verification_2+_yrs
ANURAG KAVADANA
Zhang rtp q307
Zhang rtp q307
Obsidian Software
How to become a testing expert
How to become a testing expert
gaoliang641
A Computer Vision Application for In Vitro Diagnostics Devices
A Computer Vision Application for In Vitro Diagnostics Devices
AdaCore
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?
Sameh El-Ashry
Gatehouse software genanvendelse
Gatehouse software genanvendelse
InfinIT - Innovationsnetværket for it
The Evolution of Agile - Continuous Delivery - Extending Agile out to Product...
The Evolution of Agile - Continuous Delivery - Extending Agile out to Product...
Burns Sheehan
Meenakshi Pal_16
Meenakshi Pal_16
Meenakshi Pal
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Sameh El-Ashry
Reverse engineering
Reverse engineering
Saswat Padhi
Foundational Design Patterns for Multi-Purpose Applications
Foundational Design Patterns for Multi-Purpose Applications
Ching-Hwa Yu
Chipions session 2021 - VLSI career
Chipions session 2021 - VLSI career
Sameh El-Ashry
Fpga Verification Methodology and case studies - Semisrael Expo2014
Fpga Verification Methodology and case studies - Semisrael Expo2014
Avi Caspi
Bristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_tim
Obsidian Software
Mais procurados
(18)
Strickland dvclub
Strickland dvclub
Zehr dv club_12052006
Zehr dv club_12052006
Chris brown ti
Chris brown ti
Code Management Workshop
Code Management Workshop
Resume_Anurag_Design_Verification_2+_yrs
Resume_Anurag_Design_Verification_2+_yrs
Zhang rtp q307
Zhang rtp q307
How to become a testing expert
How to become a testing expert
A Computer Vision Application for In Vitro Diagnostics Devices
A Computer Vision Application for In Vitro Diagnostics Devices
How to create SystemVerilog verification environment?
How to create SystemVerilog verification environment?
Gatehouse software genanvendelse
Gatehouse software genanvendelse
The Evolution of Agile - Continuous Delivery - Extending Agile out to Product...
The Evolution of Agile - Continuous Delivery - Extending Agile out to Product...
Meenakshi Pal_16
Meenakshi Pal_16
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functiona...
Reverse engineering
Reverse engineering
Foundational Design Patterns for Multi-Purpose Applications
Foundational Design Patterns for Multi-Purpose Applications
Chipions session 2021 - VLSI career
Chipions session 2021 - VLSI career
Fpga Verification Methodology and case studies - Semisrael Expo2014
Fpga Verification Methodology and case studies - Semisrael Expo2014
Bristol 2009 q1_blackmore_tim
Bristol 2009 q1_blackmore_tim
Destaque
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)
DVClub
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)
DVClub
AMD_11th_Intl_SoC_Conf_UCI_Irvine
AMD_11th_Intl_SoC_Conf_UCI_Irvine
Pankaj Singh
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification Experience
DVClub
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
DVClub
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si Validation
DVClub
UVM: Basic Sequences
UVM: Basic Sequences
Arrow Devices
Functional verification techniques EW16 session
Functional verification techniques EW16 session
Sameh El-Ashry
Verification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICs
Dr. Shivananda Koteshwar
UVM Methodology Tutorial
UVM Methodology Tutorial
Arrow Devices
Coverage and Introduction to UVM
Coverage and Introduction to UVM
Dr. Shivananda Koteshwar
SOC design
SOC design
Vinchipsytm Vlsitraining
System on Chip (SoC)
System on Chip (SoC)
Dimas Ruliandi
Destaque
(13)
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)
AMD_11th_Intl_SoC_Conf_UCI_Irvine
AMD_11th_Intl_SoC_Conf_UCI_Irvine
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification Experience
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si Validation
UVM: Basic Sequences
UVM: Basic Sequences
Functional verification techniques EW16 session
Functional verification techniques EW16 session
Verification challenges and methodologies - SoC and ASICs
Verification challenges and methodologies - SoC and ASICs
UVM Methodology Tutorial
UVM Methodology Tutorial
Coverage and Introduction to UVM
Coverage and Introduction to UVM
SOC design
SOC design
System on Chip (SoC)
System on Chip (SoC)
Semelhante a Efficiency Through Methodology
Clean sw 3_architecture
Clean sw 3_architecture
AngelLuisBlasco
MySQL Replication Performance in the Cloud
MySQL Replication Performance in the Cloud
Vitor Oliveira
Oracle Database Consolidation with FlexPod on Cisco UCS
Oracle Database Consolidation with FlexPod on Cisco UCS
NetApp
Improving Batch-Process Testing Techniques with a Domain-Specific Language
Improving Batch-Process Testing Techniques with a Domain-Specific Language
Dr. Spock
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
Soham Mondal
Meetup Oracle Database MAD_BCN: 1.3 Gestión del ciclo de vida de Oracle Datab...
Meetup Oracle Database MAD_BCN: 1.3 Gestión del ciclo de vida de Oracle Datab...
avanttic Consultoría Tecnológica
Chapter 7
Chapter 7
ali raza
Cisco ONE Enterprise Cloud (UCSD) Hands-on Lab
Cisco ONE Enterprise Cloud (UCSD) Hands-on Lab
Cisco Canada
MySQL 5.7: What's New, Nov. 2015
MySQL 5.7: What's New, Nov. 2015
Mario Beck
New ThousandEyes Product Features and Release Highlights: October 2023
New ThousandEyes Product Features and Release Highlights: October 2023
ThousandEyes
Unit2 soc
Unit2 soc
Swamy T N
What's New in MySQL 5.7
What's New in MySQL 5.7
Olivier DASINI
Application Assessment - Executive Summary Report
Application Assessment - Executive Summary Report
CAST
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Revelation Technologies
Vertica 7.0 Architecture Overview
Vertica 7.0 Architecture Overview
Andrey Karpov
CCNA Discovery 4 - Chapter 7
CCNA Discovery 4 - Chapter 7
Irsandi Hasan
Migrating Mission-Critical Workloads to Intel Architecture
Migrating Mission-Critical Workloads to Intel Architecture
Intel IT Center
Managing Millions of Tests Using Databricks
Managing Millions of Tests Using Databricks
Databricks
Architecting for the cloud storage build test
Architecting for the cloud storage build test
Len Bass
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Revelation Technologies
Semelhante a Efficiency Through Methodology
(20)
Clean sw 3_architecture
Clean sw 3_architecture
MySQL Replication Performance in the Cloud
MySQL Replication Performance in the Cloud
Oracle Database Consolidation with FlexPod on Cisco UCS
Oracle Database Consolidation with FlexPod on Cisco UCS
Improving Batch-Process Testing Techniques with a Domain-Specific Language
Improving Batch-Process Testing Techniques with a Domain-Specific Language
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
Meetup Oracle Database MAD_BCN: 1.3 Gestión del ciclo de vida de Oracle Datab...
Meetup Oracle Database MAD_BCN: 1.3 Gestión del ciclo de vida de Oracle Datab...
Chapter 7
Chapter 7
Cisco ONE Enterprise Cloud (UCSD) Hands-on Lab
Cisco ONE Enterprise Cloud (UCSD) Hands-on Lab
MySQL 5.7: What's New, Nov. 2015
MySQL 5.7: What's New, Nov. 2015
New ThousandEyes Product Features and Release Highlights: October 2023
New ThousandEyes Product Features and Release Highlights: October 2023
Unit2 soc
Unit2 soc
What's New in MySQL 5.7
What's New in MySQL 5.7
Application Assessment - Executive Summary Report
Application Assessment - Executive Summary Report
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Vertica 7.0 Architecture Overview
Vertica 7.0 Architecture Overview
CCNA Discovery 4 - Chapter 7
CCNA Discovery 4 - Chapter 7
Migrating Mission-Critical Workloads to Intel Architecture
Migrating Mission-Critical Workloads to Intel Architecture
Managing Millions of Tests Using Databricks
Managing Millions of Tests Using Databricks
Architecting for the cloud storage build test
Architecting for the cloud storage build test
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Compute Cloud Performance Showdown: 18 Months Later (OCI, AWS, IBM Cloud, GCP...
Mais de DVClub
IP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the Enterprise
DVClub
Cisco Base Environment Overview
Cisco Base Environment Overview
DVClub
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification Methodology
DVClub
Verification Automation Using IPXACT
Verification Automation Using IPXACT
DVClub
Validation and Design in a Small Team Environment
Validation and Design in a Small Team Environment
DVClub
Verification In A Global Design Community
Verification In A Global Design Community
DVClub
Design Verification Using SystemC
Design Verification Using SystemC
DVClub
Verification Strategy for PCI-Express
Verification Strategy for PCI-Express
DVClub
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification Process
DVClub
OpenSPARC T1 Processor
OpenSPARC T1 Processor
DVClub
Using Assertions in AMS Verification
Using Assertions in AMS Verification
DVClub
Low-Power Design and Verification
Low-Power Design and Verification
DVClub
UVM Update: Register Package
UVM Update: Register Package
DVClub
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
DVClub
Verification of Wireless SoCs: No Longer in the Dark Ages
Verification of Wireless SoCs: No Longer in the Dark Ages
DVClub
I Never Thought I Would Grow Up to be This Formal
I Never Thought I Would Grow Up to be This Formal
DVClub
OMAP Verification
OMAP Verification
DVClub
Roy aeroVerifying Power Domains in AeroFONE
Roy aeroVerifying Power Domains in AeroFONE
DVClub
Challenges in Using UVM at SoC Level
Challenges in Using UVM at SoC Level
DVClub
Advanced Methodologies Used for Top-Level Verification of Mixed Signal Products
Advanced Methodologies Used for Top-Level Verification of Mixed Signal Products
DVClub
Mais de DVClub
(20)
IP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the Enterprise
Cisco Base Environment Overview
Cisco Base Environment Overview
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification Methodology
Verification Automation Using IPXACT
Verification Automation Using IPXACT
Validation and Design in a Small Team Environment
Validation and Design in a Small Team Environment
Verification In A Global Design Community
Verification In A Global Design Community
Design Verification Using SystemC
Design Verification Using SystemC
Verification Strategy for PCI-Express
Verification Strategy for PCI-Express
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification Process
OpenSPARC T1 Processor
OpenSPARC T1 Processor
Using Assertions in AMS Verification
Using Assertions in AMS Verification
Low-Power Design and Verification
Low-Power Design and Verification
UVM Update: Register Package
UVM Update: Register Package
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
Verification of Wireless SoCs: No Longer in the Dark Ages
Verification of Wireless SoCs: No Longer in the Dark Ages
I Never Thought I Would Grow Up to be This Formal
I Never Thought I Would Grow Up to be This Formal
OMAP Verification
OMAP Verification
Roy aeroVerifying Power Domains in AeroFONE
Roy aeroVerifying Power Domains in AeroFONE
Challenges in Using UVM at SoC Level
Challenges in Using UVM at SoC Level
Advanced Methodologies Used for Top-Level Verification of Mixed Signal Products
Advanced Methodologies Used for Top-Level Verification of Mixed Signal Products
Efficiency Through Methodology
1.
1© 2006 Cisco
Systems, Inc. All rights reserved. Efficiency Through Methodology DV Club RTP Mark Strickland October 18, 2006
2.
222© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Challenge of Verification Quality (all bugs found) Schedule and Resources
3.
333© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 How to Meet the Challenge • Efficiency – get the most from your time Use components from other projects Don't specify behavior twice in the same project Don't specify standard behavior that can be inferred at instantiation Provide flexibility to meet all late-stage needs Let automation do a lot of the work Eliminate decisions regarding infrastructure Describe testbench concisely Run simulations faster languagemethodology
4.
444© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Some Examples Used at Cisco • A high-level overview of some reuse methodology techniques that we use at Cisco follows …
5.
555© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Three Stages of Testbench Creation • Component Design Want to describe the behavior of the component with minimal code to support the needs of the next stages • Testbench Integration Want to specify only components and interconnections, instance-specific constraints and initialization • Testcase Creation Want to specify only valid configuration space and sequences of constrained data (for the most part); everything else is a necessary evil May be done by those with shallower language knowledge
6.
666© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Testflow • The Issue: Sometimes all components must finish an activity (e.g. reset) before any of them moves on • Solution: A built-in testflow –Testcase specifies unique behavior for each phase –Testbench integration specifies standard behavior for each phase –Component starts processes in appropriate phase –None of these has to worry about synchronization of behavior between components
7.
777© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Unit-Level Benches and Reuse • Unit-level benches offer best control of stimulus and visibility of results • Reuse of unit-level checkers avoids creating new chip-level checkers that could be complex in cases such as dropped packets • Problem: Specification inconsistencies between two blocks can be missed to reset B, send 10 Block A reset if 11 received Block B checker A Scenario: A tries to reset B 10 is sent no reset of B checker B
8.
888© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Transaction Linking • Each checker that corresponds to a block that passes information to the next block contributes to building a linked list of the information hops • Each checker where information terminates (with some effect) traverses the linked list to find the source and the intent at that source Transaction linking is also a great debug aid
9.
999© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Templates and Generators • Burden falls on the component designer • The infrastructure of components can be made in a common manner • This commonality can be captured in templates and generators, allowing the designer to focus on the particulars of the component
10.
101010© 2006 Cisco
Systems, Inc. All rights reserved.DV Club Oct. 2006 Summary • Biggest efficiency gains from methodology – If code was in the same language but did not include testflow, transaction linking, and the testcase / integration / component separation, it would not help much if at all • Push most behavior into the components that can be used by many testbenches which in turn can be used by many tests • Make the component designer's job easier by standardizing common pieces into templates
Baixar agora