Personal Information
Organização/Local de trabalho
Egypt Egypt
Cargo
Senior Digital Verification Engineer
Setor
Electronics / Computer Hardware
Sobre
Sameh El-Ashry is working as senior digital verification engineer, with 6+ years of industry experience. He has worked as senior digital verification engineer at Si-Vision, and his work involves the verification of digital wireless communication IPs including PHYs, basebands, MACs, and verification of SerDes IPs. He participated as an expert reviewer at Design Automation Conference (DAC). He has worked as hardware verification engineer in MED at Mentor, a Siemens Business, Cairo, Egypt, where he participated in two of the major projects of the team. He has different published papers at international conferences for memory controllers, NoC, coverage, assertions, and UVM. He received the M.Sc.
Marcadores
uvm
systemverilog
verification
noc
verilog
digital design
egypt
vsli
vhdl
chip design
ral
coverage
regression
testcase
scripting
planning
simulation
emulation
riscv
dft
power aware
Ver mais
Apresentações
(9)Gostaram
(12)How to Write a Research Paper
Jamaica Olazo
•
Há 10 anos
CPU Verification
Ramdas Mozhikunnath
•
Há 4 anos
Build your career in physical ASIC design
Mohammed Essam Abd El Samee
•
Há 3 anos
Behavioral modeling of Clock/Data Recovery
Arrow Devices
•
Há 10 anos
Bidirectional Bus Modelling
Arrow Devices
•
Há 10 anos
Rf receiver design case studies
Phani Kumar
•
Há 13 anos
How to Connect SystemVerilog with Octave
Amiq Consulting
•
Há 9 anos
Keynote at IWLS 2017
Manish Pandey
•
Há 6 anos
UVM Update: Register Package
DVClub
•
Há 11 anos
Writing a survey report
Elena Gómez
•
Há 14 anos
Automated hardware testing using python
Yuvaraja Ravi
•
Há 8 anos
Verification Engineer - Opportunities and Career Path
Ramdas Mozhikunnath
•
Há 7 anos
Personal Information
Organização/Local de trabalho
Egypt Egypt
Cargo
Senior Digital Verification Engineer
Setor
Electronics / Computer Hardware
Sobre
Sameh El-Ashry is working as senior digital verification engineer, with 6+ years of industry experience. He has worked as senior digital verification engineer at Si-Vision, and his work involves the verification of digital wireless communication IPs including PHYs, basebands, MACs, and verification of SerDes IPs. He participated as an expert reviewer at Design Automation Conference (DAC). He has worked as hardware verification engineer in MED at Mentor, a Siemens Business, Cairo, Egypt, where he participated in two of the major projects of the team. He has different published papers at international conferences for memory controllers, NoC, coverage, assertions, and UVM. He received the M.Sc.
Marcadores
uvm
systemverilog
verification
noc
verilog
digital design
egypt
vsli
vhdl
chip design
ral
coverage
regression
testcase
scripting
planning
simulation
emulation
riscv
dft
power aware
Ver mais