Pankaj Singh

13 Seguidores

MBA, Southern Methodist University.SMU Dallas,Texas,99-01 M.S.E.E, University of South Florida. Tampa, Florida. 95-97 B.E. in electronics, REC(NIT). Bhopal University, India.89-93 IP , full chip SoC design, project/program mgmt, Design flow (R2G,functional+system verification, software infrastr.), lead global cross site SoC verification teams. Specialties: Seasoned semiconductor professional; 19 years of industry experience with startups and large US,European MNC's. Management experience includes building team from scratch, motivating and managing multiple teams/project mgr to excel and meet customer expectations; Managing customer interface/program mgmt of complex SoC’s,IP development..

iso26262 serdes fmeda verification soc heterogeneous computing apu soc verification challenges hsa eye diagram signal impairments frequency-dependent schematic behavior performance simulation jtol real number modelling real number model mixed signal design performance verification random fault p2427 analog fault injection fusa asil lpddr4 safety verification memory subsystem virtual prototype fault injection fmea autonomous driving software audio synthesis filterbank mp3 mixed radix fht imdct fht dct safety adas she security autosar hsm statistical fault automotive indian ip scenario platform coherency ip verification power reduction always on power domain edt bist fuse jtag dft tlm rtl co simulation ip integration noc 3d stacking

Ver mais

Atividades
Sobre

Pankaj Singh

Apresentações

FUSION APU & TRENDS/ CHALLENGES IN FUTURE SoC DESIGN

Power Optimization with Efficient Test Logic Partitioning for Full Chip Design

AMD_11th_Intl_SoC_Conf_UCI_Irvine

OVERCOMING KEY CHALLENGES OF TODAY'S COMPLEX SOC: PERFORMANCE OPTIMIZATION AND VERIFICATION QUALITY

Panel:The secret of Indian leadership in Electronic Design skill... From Design to Services to Embedded Software

Managing securityforautomotivesoc

Safety Verification and Software aspects of Automotive SoC

Qualifying a high performance memory subsysten for Functional Safety

Overcoming challenges of_verifying complex mixed signal designs

Unified methodology for effective correlation of soc power

An Approach to Overcome Modeling Inaccuracies for Performance Simulation Signoff of High-Speed SerDes

Documentos

Thesis