SlideShare uma empresa Scribd logo
1 de 28
LAYOUT DESIGN RULES &
GATE LAYOUT
By
S.VARUN
M.Tech [EST]
What is a LAYOUT DESIGN?
 Layout Design is a schematic of the
Integrated Circuit(IC) which describes
the exact placement of the
components for fabrication.
 Layout Design rules describe how
small features can be & how closely
they can be packed in a manufacturing
process
Why do we need Layout Design Rules?
 Industrial Design rules are generally
specified in microns.
 This makes migrating from one
process to more advanced process
difficult because not all rules scale in
the same way.
 In order to bring uniformity,Mead &
Conway popularized lambda-based
design rules based on single
parameter.
 Lambda,characterizes the resolution of
the process & is generally the half of
the minimum drawn transistor channel
length.
 The channel length is the distance
between drain & the source which is
set by a minimum width of a
polysilicon wire.
 Ex:-A 180 nm process has a minimum
polysilicon width of 0.18microns and
uses design rules with lambda=0.09.
 However the designers make the
scaling layout trivial.
 The same layout can be moved to a
new process simply by specifying the
Lambda value.
 The potential density advantage of
micron rules is sacrificed for
simplicity and easy scalability of
lambda rules.
 Designers often describe a process by
its feature size.
 Feature Size refers to the minimum
transistor length,So lambda is half the
feature size.
 Transistor dimensions are always
specified by Width/Length ratio.
 Ex-In 0.6 um technology, width
corresponds to 1.2um & length to
0.6um.
 In digital systems, the transistors are
chosen to have minimum possible
length because short channel
transistors are faster, smaller &
consume less power.
 Stick diagrams may be used to convey
layer information through the use of a
color code
 Ex-In the case of nMOS design, green
for n-diffusion, red for polysilicon,
blue for metal,and black for contact
areas.
 A stick diagram is stick figure view of
a layout.
 It is useful for
a)Planning Layout
b)Relative Placement of transistors
c)Assignment of signals to layers
d)Connections between cells
e)Cell hierarchy
1)When two or more ‘sticks’ of the same
type cross or touch each other which
represents electrical contact.
2)When two or more ‘sticks’ of different
type cross or touch each other which
represents no electrical contact.
3)When poly crosses diffusion, it
represents a transistor.
4)In CMOS, a demarcation line is drawn
to avoid touching of p-diffusion & n-
diffusion. All p-MOS should lie on one
side of the line & all n-MOS should be
on the other side of the line.
S.VARUN

Mais conteúdo relacionado

Mais procurados

Stick Diagram
Stick Diagram Stick Diagram
Stick Diagram
rohitladdu
 

Mais procurados (20)

VLSI Testing Techniques
VLSI Testing TechniquesVLSI Testing Techniques
VLSI Testing Techniques
 
Asic design
Asic designAsic design
Asic design
 
CMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURESCMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURES
 
Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of IC
 
Stick Diagram
Stick DiagramStick Diagram
Stick Diagram
 
Dynamic logic circuits
Dynamic logic circuitsDynamic logic circuits
Dynamic logic circuits
 
Stick Diagram
Stick Diagram Stick Diagram
Stick Diagram
 
VLSI
VLSI VLSI
VLSI
 
MOSFET....complete PPT
MOSFET....complete PPTMOSFET....complete PPT
MOSFET....complete PPT
 
MOS transistor 13
MOS transistor 13MOS transistor 13
MOS transistor 13
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 
Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applications
 
microwave-tubes
 microwave-tubes microwave-tubes
microwave-tubes
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAs
 
Silicon on Insulator (SOI) Technology
Silicon on Insulator (SOI) TechnologySilicon on Insulator (SOI) Technology
Silicon on Insulator (SOI) Technology
 
VLSI Technology Trends
VLSI Technology TrendsVLSI Technology Trends
VLSI Technology Trends
 
Short Channel Effect In MOSFET
Short Channel Effect In MOSFETShort Channel Effect In MOSFET
Short Channel Effect In MOSFET
 
Cmos fabrication
Cmos fabricationCmos fabrication
Cmos fabrication
 
Rc delay modelling in vlsi
Rc delay modelling in vlsiRc delay modelling in vlsi
Rc delay modelling in vlsi
 
Twin well process
Twin well processTwin well process
Twin well process
 

Destaque (9)

lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rules
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
 
5 Rules
5 Rules5 Rules
5 Rules
 
Design rules and usability requirements
Design rules and usability requirementsDesign rules and usability requirements
Design rules and usability requirements
 
Design process design rules
Design process  design rulesDesign process  design rules
Design process design rules
 
HCI 3e - Ch 7: Design rules
HCI 3e - Ch 7:  Design rulesHCI 3e - Ch 7:  Design rules
HCI 3e - Ch 7: Design rules
 
Cmos design
Cmos designCmos design
Cmos design
 
Introduction to Slide Design: 7 Rules for Creating Effective Slides
Introduction to Slide Design: 7 Rules for Creating Effective SlidesIntroduction to Slide Design: 7 Rules for Creating Effective Slides
Introduction to Slide Design: 7 Rules for Creating Effective Slides
 

Semelhante a Layout & Stick Diagram Design Rules

Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaper
john_111
 
An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...
An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...
An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...
Cemal Ardil
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
 

Semelhante a Layout & Stick Diagram Design Rules (20)

MOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessMOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design Process
 
Layouts
LayoutsLayouts
Layouts
 
Cmos uma
Cmos umaCmos uma
Cmos uma
 
Cmos uma
Cmos umaCmos uma
Cmos uma
 
Design of delta sigma modulators for integrated sensor applications
Design of delta sigma modulators for integrated sensor applicationsDesign of delta sigma modulators for integrated sensor applications
Design of delta sigma modulators for integrated sensor applications
 
edited_VLSI DESIGN U2-1.pdf
edited_VLSI DESIGN U2-1.pdfedited_VLSI DESIGN U2-1.pdf
edited_VLSI DESIGN U2-1.pdf
 
Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaper
 
VLSI-Design2
VLSI-Design2VLSI-Design2
VLSI-Design2
 
CMOS Layout
CMOS LayoutCMOS Layout
CMOS Layout
 
Layout
LayoutLayout
Layout
 
High Performance Binary to Gray Code Converter using Transmission GATE
High Performance Binary to Gray Code Converter using Transmission GATE High Performance Binary to Gray Code Converter using Transmission GATE
High Performance Binary to Gray Code Converter using Transmission GATE
 
ECE 104-3134
ECE 104-3134ECE 104-3134
ECE 104-3134
 
An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...
An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...
An investigation-on-efficient-spreading-codes-for-transmitter-based-technique...
 
3D IC TECHNOLOGY
3D IC TECHNOLOGY3D IC TECHNOLOGY
3D IC TECHNOLOGY
 
3 d
3 d3 d
3 d
 
dokumen.tips_3d-ic-seminar-ppt.ppt
dokumen.tips_3d-ic-seminar-ppt.pptdokumen.tips_3d-ic-seminar-ppt.ppt
dokumen.tips_3d-ic-seminar-ppt.ppt
 
Six-port Interferometer for W-band Transceivers: Design and Characterization
Six-port Interferometer for W-band Transceivers: Design and CharacterizationSix-port Interferometer for W-band Transceivers: Design and Characterization
Six-port Interferometer for W-band Transceivers: Design and Characterization
 
Analog and digital circuit design in 65 nm CMOS end of the road.docx
Analog and digital circuit design in 65 nm CMOS end of the road.docxAnalog and digital circuit design in 65 nm CMOS end of the road.docx
Analog and digital circuit design in 65 nm CMOS end of the road.docx
 
3 d ic
3 d ic3 d ic
3 d ic
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
 

Último

Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Kandungan 087776558899
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
AldoGarca30
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
Kamal Acharya
 
Verification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptxVerification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptx
chumtiyababu
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
Epec Engineered Technologies
 

Último (20)

A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptxA CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
PE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and propertiesPE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and properties
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
1_Introduction + EAM Vocabulary + how to navigate in EAM.pdf
 
Wadi Rum luxhotel lodge Analysis case study.pptx
Wadi Rum luxhotel lodge Analysis case study.pptxWadi Rum luxhotel lodge Analysis case study.pptx
Wadi Rum luxhotel lodge Analysis case study.pptx
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
Verification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptxVerification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptx
 
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.ppt
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
 

Layout & Stick Diagram Design Rules

  • 1. LAYOUT DESIGN RULES & GATE LAYOUT By S.VARUN M.Tech [EST]
  • 2. What is a LAYOUT DESIGN?
  • 3.  Layout Design is a schematic of the Integrated Circuit(IC) which describes the exact placement of the components for fabrication.  Layout Design rules describe how small features can be & how closely they can be packed in a manufacturing process
  • 4. Why do we need Layout Design Rules?
  • 5.  Industrial Design rules are generally specified in microns.  This makes migrating from one process to more advanced process difficult because not all rules scale in the same way.
  • 6.  In order to bring uniformity,Mead & Conway popularized lambda-based design rules based on single parameter.  Lambda,characterizes the resolution of the process & is generally the half of the minimum drawn transistor channel length.
  • 7.  The channel length is the distance between drain & the source which is set by a minimum width of a polysilicon wire.  Ex:-A 180 nm process has a minimum polysilicon width of 0.18microns and uses design rules with lambda=0.09.
  • 8.  However the designers make the scaling layout trivial.  The same layout can be moved to a new process simply by specifying the Lambda value.  The potential density advantage of micron rules is sacrificed for simplicity and easy scalability of lambda rules.
  • 9.  Designers often describe a process by its feature size.  Feature Size refers to the minimum transistor length,So lambda is half the feature size.  Transistor dimensions are always specified by Width/Length ratio.
  • 10.  Ex-In 0.6 um technology, width corresponds to 1.2um & length to 0.6um.  In digital systems, the transistors are chosen to have minimum possible length because short channel transistors are faster, smaller & consume less power.
  • 11.
  • 12.  Stick diagrams may be used to convey layer information through the use of a color code  Ex-In the case of nMOS design, green for n-diffusion, red for polysilicon, blue for metal,and black for contact areas.
  • 13.  A stick diagram is stick figure view of a layout.  It is useful for a)Planning Layout b)Relative Placement of transistors c)Assignment of signals to layers d)Connections between cells e)Cell hierarchy
  • 14.
  • 15.
  • 16.
  • 17.
  • 18.
  • 19. 1)When two or more ‘sticks’ of the same type cross or touch each other which represents electrical contact. 2)When two or more ‘sticks’ of different type cross or touch each other which represents no electrical contact.
  • 20. 3)When poly crosses diffusion, it represents a transistor. 4)In CMOS, a demarcation line is drawn to avoid touching of p-diffusion & n- diffusion. All p-MOS should lie on one side of the line & all n-MOS should be on the other side of the line.
  • 21.
  • 22.
  • 23.
  • 24.
  • 25.
  • 26.
  • 27.