SlideShare uma empresa Scribd logo
1 de 14
Baixar para ler offline
McKinney, Texas




                McKinney, Texas, Cheshire, CT, Morrisville, NC USA
                              http://www.m-coat.com


MicroCoat Technologies
3D-IC stacking is a promising technique for
       miniaturization and performance
     enhancement of electronic systems

The adoption of advanced packaging technologies could change
the industry food chain of the semiconductor.
                                •
Today wire bonding is limited in density and performances and
Flip Chip cannot be used for chip stacking.
3D Stacked Die with Thermal Interconnects technology seems
to be unavoidable in the future for miniaturization first, and
increased performance and cost later.


  MicroCoat Technologies
MicroCoat Technologies
Thermal Interposers




                         *Photo Courtesy of Vertical Circuits, Inc.




MicroCoat Technologies
Replaces ----- Thousands of
            Wire Bonds ! ! !




MicroCoat Technologies
Semiconductor packaging houses
           gain from more device complexity

Increased I/O density on chips, power/performance requirements, yield/cost
requirements and form factor constraints (mobile) are coming to push
increased use of 3D technology. This trend benefits the packaging
subcontractors in the semiconductor industry.

Larger packaging subcontractors, like Amkor (AMKR), ASE, and SPIL, will
take market share from smaller sub-contractors. Large packaging houses like
Amkor have invested in 3D packaging technologies, such as through silicon
via (TSV) fabrication, silicon interposers, etc. They are also well-positioned
for an industry shift occurring from wire bonding to 3D.




   MicroCoat Technologies
Why Conductive Adhesive Edge Attach Interconnection?
    These novel interconnect systems interconnects provide solutions to
    many limitations of current SiP and Chip Stacking methods.


               Wire Bonding;
    Long Connections
    Low Density
    RC Delays
    High Impedance
    High Power consumption
    Poor Heat Dissipation
    Large Area
    Challenging Interposers
    I/O Pitch limitations

              Conductive Interposer;
    Short Connections
    Very High Density
    No RC Delays
    Low Impedance
    Low Power Consumption
    Excellent Heat Dissipation
    Small Connecting Area
    No Real I/O Limitations

MicroCoat Technologies
MicroCoat Technologies High
        Thermally Conductive and Non-
        Conductive Adhesives Meet the
         Challenge for 3D Stacking for;
Cell Phones, Smart Phones, PDAs, Digital Cameras,
Wireless Networking, Game Boxes, Multimedia, etc.




MicroCoat Technologies
Thermal Management of 3D Stacked
     Die Using Conductive Adhesive for
              Heat Dissipation
The conductive paths provide an ground-breaking method for helping to
cool the device(s) with the high thermal conductivity of the epoxy
acting as cooling fins. It is shown that a 32MB 3D stacked DRAM cache
can reduce the cycles per memory access of a twothreaded RMS
benchmark on average by 13% and as much as 55% while increasing
the peak temperature by a negligible 0.08ºC. Off-die BW and power are
also reduced by 66% on average. It is also shown that a 3D floorplan of
a high performance microprocessor can simultaneously reduce power
15% and increase performance 15% with a small 14ºC increase in peak
temperature. Voltage scaling can reach neutral thermals with a
simultaneous 34% power reduction and 8% performance improvement.
Bryan Black, et al, Intel Corporation.

MicroCoat Technologies
MCT SD0802C
 TC = >12.0
    W/mK


MCT 3417
Adhesive
TC= >3.0




   MicroCoat Technologies
3D Thermal Management
Using just “any” conductive adhesive will reduce
your opportunity for success.
3-dimensional integrated circuits (3D IC’s) technology places circuit
blocks in the vertical dimension in addition to the conventional horizontal
plane. Compared to conventional planar ICs, 3D ICs have shorter
latencies as well as lower power consumption, due to shorter wires. The
benefits of 3D ICs increase as we stack more die, due to successive
reductions in wire lengths. However, as we stack more die, the power
density increases due to increasing proximity of active (heat generating)
devices, thus causing the temperatures to increase. Also, the topmost die
on the 3D stack are located further from the heat sink and experience a
longer heat dissipation path. Kiran Puttaswamy Georgia Institute of Technology School of
Electrical and Computer Engineering Atlanta, GA & Gabriel H. Loh Georgia Institute of Technology
College of Computing Atlanta, GA



MicroCoat Technologies
Advantages of SD0802C Over Other 3D
               Dispensable Adhesives


                    Copper Bearing   Standard Ag    SD0802HTC
REAL Interfacial Thermal
 Conductivity W/mK 4-7               2.5 – 4.2       12.0
Weight Loss
 on Cure TGA       4%                2.75 – 3.1%   .07 - 1.1%


Work Life (Hours)          12        12-48          144 !!




  MicroCoat Technologies
Advantages of SD0802C Over Other 3D
              Dispensable Adhesives
Copper material shrinks more on cure that is why it cracks!!
User will have long term failures trying to adhere to either aluminum or
gold IC pads

 User will be able to use full 10cc syringes (40 grams) using SD0802 on
JetSpray or Standard Dispense Equipment

If a company is depositing a 200um line and it shrinks 4% that is 8um of
shrinkage. The actual contact resistance between the dispensed copper
material and the pad on the die will be very high and the adhesion will
get progressively worse with temperature cycling

SD0802 has a Cure Temperature Window of 80oC to >150oC


 MicroCoat Technologies
** Thermal Conductivity vs. thermal impedance in adhesive bondlines.
 .

 Although some adhesive manufacturers may claim to have bulk thermal
 conductivity values higher than 30 W/m°K, device manufacturers need
 to appreciate that the bulk value is only an indicator of potential for heat
 transfer through the adhesive bondline. The material with the lowest
 thermal impedance should actually be the goal, as it is with this that the
 best heat transfer can actually be obtained. The factors that affect
 thermal impedance include: adhesion at the interface, surface wetting,
 thin adhesive bondlines, low shrinkage, and void-free bondlines. If the
 interfacial adhesion is weak or impacted by filler alignment or solvent
 removal, then the thermal resistance across the interface will be so
 great that the bulk resistivity becomes meaningless. If the bondline can
 be kept thin, for example by using a solventless adhesive, then heat
 transfer will be very efficient regardless of the difference in the bulk
 thermal conductivity.

MicroCoat Technologies

Mais conteúdo relacionado

Destaque

3. Culture & Competition
3. Culture & Competition3. Culture & Competition
3. Culture & Competitionpaulwhite1983
 
SE3221 - Playing the Glong Yao
SE3221 - Playing the Glong YaoSE3221 - Playing the Glong Yao
SE3221 - Playing the Glong Yaorememberramc
 
Qiang 羌 references in the book of han 汉书 part 1
Qiang 羌 references in the book of han 汉书 part 1Qiang 羌 references in the book of han 汉书 part 1
Qiang 羌 references in the book of han 汉书 part 1qianghistory
 
Nc verification and re processing for collaborative machining
Nc verification and re processing for collaborative machiningNc verification and re processing for collaborative machining
Nc verification and re processing for collaborative machiningLiu PeiLing
 
Prasanth Kumar Nadh Dehydrogenase Subunit 1
Prasanth Kumar Nadh Dehydrogenase Subunit 1Prasanth Kumar Nadh Dehydrogenase Subunit 1
Prasanth Kumar Nadh Dehydrogenase Subunit 1Prasanthperceptron
 
4-31 NTC Information Sheet SEP 2012
4-31 NTC Information Sheet SEP 20124-31 NTC Information Sheet SEP 2012
4-31 NTC Information Sheet SEP 2012Tracey Jones
 
Avaya cc control manager 6.2 brochure
Avaya cc control manager 6.2   brochureAvaya cc control manager 6.2   brochure
Avaya cc control manager 6.2 brochureraulhmata
 
I did not go to School last Saturday
I did not go to School last SaturdayI did not go to School last Saturday
I did not go to School last SaturdaySandra MP
 
SCALE11x: 10 Years of FOSS Hosting at the OSUOSL
SCALE11x: 10 Years of FOSS Hosting at the OSUOSLSCALE11x: 10 Years of FOSS Hosting at the OSUOSL
SCALE11x: 10 Years of FOSS Hosting at the OSUOSLLance Albertson
 
Ciclo basico diurno vigencia 2009 scp
Ciclo basico diurno vigencia 2009 scpCiclo basico diurno vigencia 2009 scp
Ciclo basico diurno vigencia 2009 scpRuth Santana
 

Destaque (19)

Lucie 1979
Lucie 1979Lucie 1979
Lucie 1979
 
3. Culture & Competition
3. Culture & Competition3. Culture & Competition
3. Culture & Competition
 
Guia de estudio
Guia de estudioGuia de estudio
Guia de estudio
 
SE3221 - Playing the Glong Yao
SE3221 - Playing the Glong YaoSE3221 - Playing the Glong Yao
SE3221 - Playing the Glong Yao
 
Qiang 羌 references in the book of han 汉书 part 1
Qiang 羌 references in the book of han 汉书 part 1Qiang 羌 references in the book of han 汉书 part 1
Qiang 羌 references in the book of han 汉书 part 1
 
jQuery: Events, Animation, Ajax
jQuery: Events, Animation, AjaxjQuery: Events, Animation, Ajax
jQuery: Events, Animation, Ajax
 
Nc verification and re processing for collaborative machining
Nc verification and re processing for collaborative machiningNc verification and re processing for collaborative machining
Nc verification and re processing for collaborative machining
 
Prasanth Kumar Nadh Dehydrogenase Subunit 1
Prasanth Kumar Nadh Dehydrogenase Subunit 1Prasanth Kumar Nadh Dehydrogenase Subunit 1
Prasanth Kumar Nadh Dehydrogenase Subunit 1
 
Aitana
AitanaAitana
Aitana
 
Beijing2011
Beijing2011Beijing2011
Beijing2011
 
4-31 NTC Information Sheet SEP 2012
4-31 NTC Information Sheet SEP 20124-31 NTC Information Sheet SEP 2012
4-31 NTC Information Sheet SEP 2012
 
Avaya cc control manager 6.2 brochure
Avaya cc control manager 6.2   brochureAvaya cc control manager 6.2   brochure
Avaya cc control manager 6.2 brochure
 
F5 1
F5 1F5 1
F5 1
 
I did not go to School last Saturday
I did not go to School last SaturdayI did not go to School last Saturday
I did not go to School last Saturday
 
Sxsf
SxsfSxsf
Sxsf
 
Business ppt-template-043
Business ppt-template-043Business ppt-template-043
Business ppt-template-043
 
Planejamento pms
Planejamento pmsPlanejamento pms
Planejamento pms
 
SCALE11x: 10 Years of FOSS Hosting at the OSUOSL
SCALE11x: 10 Years of FOSS Hosting at the OSUOSLSCALE11x: 10 Years of FOSS Hosting at the OSUOSL
SCALE11x: 10 Years of FOSS Hosting at the OSUOSL
 
Ciclo basico diurno vigencia 2009 scp
Ciclo basico diurno vigencia 2009 scpCiclo basico diurno vigencia 2009 scp
Ciclo basico diurno vigencia 2009 scp
 

Semelhante a Thermal Management And Sd0802 C Presentation

White paper on ESD protection for 40nm/28nm
White paper on ESD protection for 40nm/28nmWhite paper on ESD protection for 40nm/28nm
White paper on ESD protection for 40nm/28nmbart_keppens
 
Technological Trends in the Field of Circuit Board Design and Manufacturing
Technological Trends in the Field of Circuit Board Design and ManufacturingTechnological Trends in the Field of Circuit Board Design and Manufacturing
Technological Trends in the Field of Circuit Board Design and ManufacturingToradex
 
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...IRJET Journal
 
BTC: Bottom Termination Component or Biggest Technical Challenge?
BTC: Bottom Termination Component or Biggest Technical Challenge?BTC: Bottom Termination Component or Biggest Technical Challenge?
BTC: Bottom Termination Component or Biggest Technical Challenge?Cheryl Tulkoff
 
Presentation 020210
Presentation 020210Presentation 020210
Presentation 020210sforman1
 
Easiest Monolithic 3D IC
Easiest Monolithic 3D ICEasiest Monolithic 3D IC
Easiest Monolithic 3D ICZvi Or-Bach
 
Ceramic Solutions Enabling the Evolution of Semiconductor Processing
Ceramic Solutions Enabling the Evolution of Semiconductor ProcessingCeramic Solutions Enabling the Evolution of Semiconductor Processing
Ceramic Solutions Enabling the Evolution of Semiconductor ProcessingCoorsTek, Inc.
 
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Analysis Of Power Dissipation  Amp  Low Power VLSI Chip DesignAnalysis Of Power Dissipation  Amp  Low Power VLSI Chip Design
Analysis Of Power Dissipation Amp Low Power VLSI Chip DesignBryce Nelson
 
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignAnalysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignEditor IJMTER
 
Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper
Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper
Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper Fluxtrol Inc.
 
A Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory Integration
A Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory IntegrationA Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory Integration
A Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory Integrationijait
 
A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION
A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION
A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION ijait
 
58979380-3d-ics-Seminar-Report-08 (1).pdf
58979380-3d-ics-Seminar-Report-08 (1).pdf58979380-3d-ics-Seminar-Report-08 (1).pdf
58979380-3d-ics-Seminar-Report-08 (1).pdfYogeshAM4
 
3D Integrated Circuits and their economic feasibility
3D Integrated Circuits and their economic feasibility3D Integrated Circuits and their economic feasibility
3D Integrated Circuits and their economic feasibilityJeffrey Funk
 
Ic Technology
Ic Technology Ic Technology
Ic Technology sdpable
 

Semelhante a Thermal Management And Sd0802 C Presentation (20)

White paper on ESD protection for 40nm/28nm
White paper on ESD protection for 40nm/28nmWhite paper on ESD protection for 40nm/28nm
White paper on ESD protection for 40nm/28nm
 
Technological Trends in the Field of Circuit Board Design and Manufacturing
Technological Trends in the Field of Circuit Board Design and ManufacturingTechnological Trends in the Field of Circuit Board Design and Manufacturing
Technological Trends in the Field of Circuit Board Design and Manufacturing
 
3D INTEGRATION
3D INTEGRATION3D INTEGRATION
3D INTEGRATION
 
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
IRJET- Reduction of Dark Silicon through Efficient Power Reduction Designing ...
 
3d ic's ppt..
3d ic's ppt..3d ic's ppt..
3d ic's ppt..
 
BTC: Bottom Termination Component or Biggest Technical Challenge?
BTC: Bottom Termination Component or Biggest Technical Challenge?BTC: Bottom Termination Component or Biggest Technical Challenge?
BTC: Bottom Termination Component or Biggest Technical Challenge?
 
3d ic
3d ic3d ic
3d ic
 
Presentation 020210
Presentation 020210Presentation 020210
Presentation 020210
 
3D INTEGRATED CIRCUITS
3D INTEGRATED CIRCUITS3D INTEGRATED CIRCUITS
3D INTEGRATED CIRCUITS
 
Easiest Monolithic 3D IC
Easiest Monolithic 3D ICEasiest Monolithic 3D IC
Easiest Monolithic 3D IC
 
Ceramic Solutions Enabling the Evolution of Semiconductor Processing
Ceramic Solutions Enabling the Evolution of Semiconductor ProcessingCeramic Solutions Enabling the Evolution of Semiconductor Processing
Ceramic Solutions Enabling the Evolution of Semiconductor Processing
 
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
Analysis Of Power Dissipation  Amp  Low Power VLSI Chip DesignAnalysis Of Power Dissipation  Amp  Low Power VLSI Chip Design
Analysis Of Power Dissipation Amp Low Power VLSI Chip Design
 
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip DesignAnalysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
 
Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper
Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper
Magnetic FLux Control in Induction Systems - Fluxtrol Heat Processing Paper
 
3D ic the new edge of electronics
3D ic the new edge of electronics3D ic the new edge of electronics
3D ic the new edge of electronics
 
A Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory Integration
A Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory IntegrationA Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory Integration
A Novel Methodlogy For Thermal Ananalysis & 3-Dimensional Memory Integration
 
A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION
A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION
A NOVEL METHODLOGY FOR THERMAL ANANALYSIS & 3-DIMENSIONAL MEMORY INTEGRATION
 
58979380-3d-ics-Seminar-Report-08 (1).pdf
58979380-3d-ics-Seminar-Report-08 (1).pdf58979380-3d-ics-Seminar-Report-08 (1).pdf
58979380-3d-ics-Seminar-Report-08 (1).pdf
 
3D Integrated Circuits and their economic feasibility
3D Integrated Circuits and their economic feasibility3D Integrated Circuits and their economic feasibility
3D Integrated Circuits and their economic feasibility
 
Ic Technology
Ic Technology Ic Technology
Ic Technology
 

Thermal Management And Sd0802 C Presentation

  • 1. McKinney, Texas McKinney, Texas, Cheshire, CT, Morrisville, NC USA http://www.m-coat.com MicroCoat Technologies
  • 2. 3D-IC stacking is a promising technique for miniaturization and performance enhancement of electronic systems The adoption of advanced packaging technologies could change the industry food chain of the semiconductor. • Today wire bonding is limited in density and performances and Flip Chip cannot be used for chip stacking. 3D Stacked Die with Thermal Interconnects technology seems to be unavoidable in the future for miniaturization first, and increased performance and cost later. MicroCoat Technologies
  • 4. Thermal Interposers *Photo Courtesy of Vertical Circuits, Inc. MicroCoat Technologies
  • 5. Replaces ----- Thousands of Wire Bonds ! ! ! MicroCoat Technologies
  • 6. Semiconductor packaging houses gain from more device complexity Increased I/O density on chips, power/performance requirements, yield/cost requirements and form factor constraints (mobile) are coming to push increased use of 3D technology. This trend benefits the packaging subcontractors in the semiconductor industry. Larger packaging subcontractors, like Amkor (AMKR), ASE, and SPIL, will take market share from smaller sub-contractors. Large packaging houses like Amkor have invested in 3D packaging technologies, such as through silicon via (TSV) fabrication, silicon interposers, etc. They are also well-positioned for an industry shift occurring from wire bonding to 3D. MicroCoat Technologies
  • 7. Why Conductive Adhesive Edge Attach Interconnection? These novel interconnect systems interconnects provide solutions to many limitations of current SiP and Chip Stacking methods. Wire Bonding; Long Connections Low Density RC Delays High Impedance High Power consumption Poor Heat Dissipation Large Area Challenging Interposers I/O Pitch limitations Conductive Interposer; Short Connections Very High Density No RC Delays Low Impedance Low Power Consumption Excellent Heat Dissipation Small Connecting Area No Real I/O Limitations MicroCoat Technologies
  • 8. MicroCoat Technologies High Thermally Conductive and Non- Conductive Adhesives Meet the Challenge for 3D Stacking for; Cell Phones, Smart Phones, PDAs, Digital Cameras, Wireless Networking, Game Boxes, Multimedia, etc. MicroCoat Technologies
  • 9. Thermal Management of 3D Stacked Die Using Conductive Adhesive for Heat Dissipation The conductive paths provide an ground-breaking method for helping to cool the device(s) with the high thermal conductivity of the epoxy acting as cooling fins. It is shown that a 32MB 3D stacked DRAM cache can reduce the cycles per memory access of a twothreaded RMS benchmark on average by 13% and as much as 55% while increasing the peak temperature by a negligible 0.08ºC. Off-die BW and power are also reduced by 66% on average. It is also shown that a 3D floorplan of a high performance microprocessor can simultaneously reduce power 15% and increase performance 15% with a small 14ºC increase in peak temperature. Voltage scaling can reach neutral thermals with a simultaneous 34% power reduction and 8% performance improvement. Bryan Black, et al, Intel Corporation. MicroCoat Technologies
  • 10. MCT SD0802C TC = >12.0 W/mK MCT 3417 Adhesive TC= >3.0 MicroCoat Technologies
  • 11. 3D Thermal Management Using just “any” conductive adhesive will reduce your opportunity for success. 3-dimensional integrated circuits (3D IC’s) technology places circuit blocks in the vertical dimension in addition to the conventional horizontal plane. Compared to conventional planar ICs, 3D ICs have shorter latencies as well as lower power consumption, due to shorter wires. The benefits of 3D ICs increase as we stack more die, due to successive reductions in wire lengths. However, as we stack more die, the power density increases due to increasing proximity of active (heat generating) devices, thus causing the temperatures to increase. Also, the topmost die on the 3D stack are located further from the heat sink and experience a longer heat dissipation path. Kiran Puttaswamy Georgia Institute of Technology School of Electrical and Computer Engineering Atlanta, GA & Gabriel H. Loh Georgia Institute of Technology College of Computing Atlanta, GA MicroCoat Technologies
  • 12. Advantages of SD0802C Over Other 3D Dispensable Adhesives Copper Bearing Standard Ag SD0802HTC REAL Interfacial Thermal Conductivity W/mK 4-7 2.5 – 4.2 12.0 Weight Loss on Cure TGA 4% 2.75 – 3.1% .07 - 1.1% Work Life (Hours) 12 12-48 144 !! MicroCoat Technologies
  • 13. Advantages of SD0802C Over Other 3D Dispensable Adhesives Copper material shrinks more on cure that is why it cracks!! User will have long term failures trying to adhere to either aluminum or gold IC pads User will be able to use full 10cc syringes (40 grams) using SD0802 on JetSpray or Standard Dispense Equipment If a company is depositing a 200um line and it shrinks 4% that is 8um of shrinkage. The actual contact resistance between the dispensed copper material and the pad on the die will be very high and the adhesion will get progressively worse with temperature cycling SD0802 has a Cure Temperature Window of 80oC to >150oC MicroCoat Technologies
  • 14. ** Thermal Conductivity vs. thermal impedance in adhesive bondlines. . Although some adhesive manufacturers may claim to have bulk thermal conductivity values higher than 30 W/m°K, device manufacturers need to appreciate that the bulk value is only an indicator of potential for heat transfer through the adhesive bondline. The material with the lowest thermal impedance should actually be the goal, as it is with this that the best heat transfer can actually be obtained. The factors that affect thermal impedance include: adhesion at the interface, surface wetting, thin adhesive bondlines, low shrinkage, and void-free bondlines. If the interfacial adhesion is weak or impacted by filler alignment or solvent removal, then the thermal resistance across the interface will be so great that the bulk resistivity becomes meaningless. If the bondline can be kept thin, for example by using a solventless adhesive, then heat transfer will be very efficient regardless of the difference in the bulk thermal conductivity. MicroCoat Technologies