SlideShare uma empresa Scribd logo
1 de 43
Choosing the Right Processor for your Application www.pantechsolutions.net
Agenda ,[object Object],[object Object],[object Object],[object Object],[object Object]
Choosing the right Processor
Microprocessor  Basic Microprocessor, by-itself, completely useless – must have external peripherals to Interact with outside world CPU CONTROL ADDRESS DATA BOOT ROM Used at  startup Instruction (program) ROM Transducers Keyboard Screen UART Parallel interface etc Data RAM
Micro controller CPU
Von  Neumann VS Harvard Von Neumann Harvard CPU 12 14 16 Memory (Data) 8 Memory (Program) CPU Memory (Program &Data)
Why do we need DSP Processor?
CPLD Vs FPGA
CPLD Vs FPGA ,[object Object],[object Object],[object Object],[object Object],[object Object]
CPLD Architecture ,[object Object],[object Object],[object Object],[object Object]
FPGA Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FPGA Technologies
Why HDL? ,[object Object],[object Object],[object Object],[object Object],[object Object]
Verilog Vs VHDL ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
DSP Vs FPGA
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],When to use DSP in FPGA
Traditional embedded system design using DSP Power Supply CLK CLK CLK custom IF-logic SDRAM SDRAM SRAM SRAM SRAM Memory Controller UART LC Display Controller Interrupt Controller Timer Audio Codec CPU (uP / DSP) Co- Proc. GP I/O Address Decode Unit Ethernet MAC
Next Step... CLK custom IF-logic Memory Controller UART Display Controller Timer CPU (uP / DSP) Co- Proc. GP I/O Address Decode Unit Ethernet MAC Interrupt Controller FPGA CLK CLK SDRAM SDRAM SRAM SRAM SRAM Power Supply LC Audio Codec
Configurable system on Chip-CSoC Power Supply SDRAM SDRAM SRAM SRAM SRAM LC Audio Codec EPROM
[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Multicore Processor
SMP-BF561 • Identical Cores • Identical access to all System Resources • Memory, Disk, UARTs, Communication Controllers, • Examples: Analog Devices Blackfin 561
AMP-TI OMAP ,[object Object],[object Object],[object Object]
Agenda ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Selection of packages QFP SOLDERING IRON SOLDERING STATION OVEN DIP SOIC BGA PLCC
Hardware Design Flow SCHEMATIC DESIGN LAYOUT  DESIGN ASSEMBLY & TESTING
Agenda ,[object Object],[object Object],[object Object],[object Object],[object Object]
Software  Design Flow
Software Design Flow -FPGA Generate Netlist ISE Platform Ext. Proj.Nav. / VHDL *.mhs *. elf *.c *.asm Compile & Link Update Bitstream *. bit *.h Gen. Libs Platform Definition (peripherals, configuration, connectivity, address space)    EDK:   Embedded Development Kit    XPS:   Xilinx Platform Studio    ISE:   Integrated Software Environment    MHS:   Microprocessor Hardware Specification *. bit XPS Generate Bitstream *.ucf Hardware Software *.bmm
RTOS, Board Support Package Integrated HW/SW/FPGA Flows Instantiate the  ‘ System Netlist’  and Implement  the FPGA Include the BSP and Compile the Software Image 1 2 3 Xilinx Platform Studio SDK Xilinx Platform Studio Data2MEM  Download Combined Image to FPGA Compiled ELF  Compiled BIT Embedded Development Kit  ? HDL Entry Simulation/Synthesis Implementation Download Bitstream Into FPGA Chipscope Standard FPGA HW Development Flow VHDL or Verilog System Netlist ? Code Entry C/C++ Cross Compiler Linker Load Software Into FLASH Debugger Standard Embedded SW Development Flow C Code Board Support Package Compiled BIT Compiled ELF
FPGA  Design Flow
Design Compilation Simulation Verification Graphical   Entry   HDL   Entry   Compiler   Timing Diagram Timing Analysis   Program CPLD   Development Board FPGA  Design Flow
Unified Tool Releases, All Tools Available for Evaluations Verilog  VHDL C/C++  MATLAB  Simulink  3 rd  Party Unified Design Environment   The Ultimate System Integration Design Tools New ! HW Designers SW Developers Architects Verification Team System Integrators . . . .
Design Decision in Choosing an FPGA  Programmable technology Gate count Number of I/O’S Manufacturer Family Device Power Consumption Speed,voltage  Packaging
Processor selection Criteria ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
SW DEVELOPMENT HW DEVELOPMENT SW SELECTION HW SELECTION INTEGRATION TESTING & TUNING DEPLOYMENT Compiler RTOSs Networking Protocols Java Support Graphics Support Project & Code Mgmt. RTOS Simulation Rapid Prototyping Real-time Data Visualization  Memory Leak Detection CPU Profiling Post-mortem Debug Semiconductor Co-funded Development Hardware Coverage Board Bring-Up Board Diagnostics & Manufacturing Test Source-level Debugging  Real-time System Analysis & Triggering Execution Tracing Code Coverage Analysis In-field Debugging © 2008 Pantech Solutions™ | All rights reserved Embedded Development using FPGA
Agenda ,[object Object],[object Object],[object Object],[object Object],[object Object]
Simulation Evaluation Emulation
Agenda ,[object Object],[object Object],[object Object],[object Object],[object Object]
Recap of Designing an Embedded System
http://nptel.iitm.ac.in/videocourselist.php http://youtube.com/iit Website  and Resources
http://www.esacademy.com/ 8051 (Philips Flash ISP software) http://www.keil.com/demo/ Evaluation version for 8051  and  ARM http://www.microchip.com PIC FPGA http://www.xilinx.com/support/download/index.htm https://www.altera.com/support/software/download/sof-download_center.html http://www.analog.com/en/embedded-processing-dsp/content/blackfin_bold_training/fca.html DSP www.ti.com/
Questions ?
 

Mais conteúdo relacionado

Mais procurados

Embedded Operating System - Linux
Embedded Operating System - LinuxEmbedded Operating System - Linux
Embedded Operating System - Linux
Emertxe Information Technologies Pvt Ltd
 
System On Chip
System On ChipSystem On Chip
System On Chip
anishgoel
 
Comuputer processor
Comuputer processorComuputer processor
Comuputer processor
Sanjeev Jain
 

Mais procurados (20)

System On Chip
System On ChipSystem On Chip
System On Chip
 
Introduction to GPU Programming
Introduction to GPU ProgrammingIntroduction to GPU Programming
Introduction to GPU Programming
 
Embedded Operating System - Linux
Embedded Operating System - LinuxEmbedded Operating System - Linux
Embedded Operating System - Linux
 
System On Chip
System On ChipSystem On Chip
System On Chip
 
Introduction to embedded systems
Introduction  to embedded systemsIntroduction  to embedded systems
Introduction to embedded systems
 
ARM Processor Tutorial
ARM Processor Tutorial ARM Processor Tutorial
ARM Processor Tutorial
 
LECT 1: ARM PROCESSORS
LECT 1: ARM PROCESSORSLECT 1: ARM PROCESSORS
LECT 1: ARM PROCESSORS
 
Comparative Study of RISC AND CISC Architectures
Comparative Study of RISC AND CISC ArchitecturesComparative Study of RISC AND CISC Architectures
Comparative Study of RISC AND CISC Architectures
 
Field Programmable Gate Array: Building Blocks and Interconnections
Field Programmable Gate Array: Building Blocks and InterconnectionsField Programmable Gate Array: Building Blocks and Interconnections
Field Programmable Gate Array: Building Blocks and Interconnections
 
SoC Design
SoC DesignSoC Design
SoC Design
 
Comparison between RISC architectures: MIPS, ARM and SPARC
Comparison between RISC architectures: MIPS, ARM and SPARCComparison between RISC architectures: MIPS, ARM and SPARC
Comparison between RISC architectures: MIPS, ARM and SPARC
 
Comuputer processor
Comuputer processorComuputer processor
Comuputer processor
 
What is system on chip (1)
What is system on chip (1)What is system on chip (1)
What is system on chip (1)
 
Motherboard, It's Functions and It's Components
Motherboard, It's Functions and It's ComponentsMotherboard, It's Functions and It's Components
Motherboard, It's Functions and It's Components
 
Q4.11: Introduction to eMMC
Q4.11: Introduction to eMMCQ4.11: Introduction to eMMC
Q4.11: Introduction to eMMC
 
Cpu
CpuCpu
Cpu
 
Introduction to Embedded System
Introduction to Embedded SystemIntroduction to Embedded System
Introduction to Embedded System
 
Kernel Recipes 2017 - An introduction to the Linux DRM subsystem - Maxime Ripard
Kernel Recipes 2017 - An introduction to the Linux DRM subsystem - Maxime RipardKernel Recipes 2017 - An introduction to the Linux DRM subsystem - Maxime Ripard
Kernel Recipes 2017 - An introduction to the Linux DRM subsystem - Maxime Ripard
 
SoC based smartphone processors
SoC based smartphone processorsSoC based smartphone processors
SoC based smartphone processors
 
Embedded systems basics
Embedded systems basicsEmbedded systems basics
Embedded systems basics
 

Destaque

FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014
Ibrahim Hejab
 
8085 microprocessor architecture ppt
8085 microprocessor architecture ppt8085 microprocessor architecture ppt
8085 microprocessor architecture ppt
Parvesh Gautam
 

Destaque (14)

FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014FPGA_Overview_Ibr_2014
FPGA_Overview_Ibr_2014
 
Pipelineing idealisam
Pipelineing idealisamPipelineing idealisam
Pipelineing idealisam
 
01 dsp intro_1
01 dsp intro_101 dsp intro_1
01 dsp intro_1
 
광운대[바람] 2.vhdl 기본문법
광운대[바람] 2.vhdl 기본문법광운대[바람] 2.vhdl 기본문법
광운대[바람] 2.vhdl 기본문법
 
Ma
MaMa
Ma
 
CPU
CPUCPU
CPU
 
Design of FPGA based 8-bit RISC Controller IP core using VHDL
Design of FPGA based 8-bit RISC Controller IP core using VHDLDesign of FPGA based 8-bit RISC Controller IP core using VHDL
Design of FPGA based 8-bit RISC Controller IP core using VHDL
 
Cyclone II FPGA Overview
Cyclone II FPGA OverviewCyclone II FPGA Overview
Cyclone II FPGA Overview
 
Verilog overview
Verilog overviewVerilog overview
Verilog overview
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
Microprocessor ppt
Microprocessor pptMicroprocessor ppt
Microprocessor ppt
 
8085 microprocessor architecture ppt
8085 microprocessor architecture ppt8085 microprocessor architecture ppt
8085 microprocessor architecture ppt
 
Embedded System Basics
Embedded System BasicsEmbedded System Basics
Embedded System Basics
 
Basics Of VLSI
Basics Of VLSIBasics Of VLSI
Basics Of VLSI
 

Semelhante a Choosing the right processor

Design of embedded systems
Design of embedded systemsDesign of embedded systems
Design of embedded systems
Pradeep Kumar TS
 
Design of embedded systems tsp
Design of embedded systems tspDesign of embedded systems tsp
Design of embedded systems tsp
Pradeep Kumar TS
 
Track B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - MentorTrack B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - Mentor
chiportal
 
Optimization In Mobile Systems
Optimization In Mobile SystemsOptimization In Mobile Systems
Optimization In Mobile Systems
momobangalore
 

Semelhante a Choosing the right processor (20)

Design of embedded systems
Design of embedded systemsDesign of embedded systems
Design of embedded systems
 
Design of embedded systems tsp
Design of embedded systems tspDesign of embedded systems tsp
Design of embedded systems tsp
 
Snug2007 Presentation
Snug2007 PresentationSnug2007 Presentation
Snug2007 Presentation
 
Xilinx track g
Xilinx   track gXilinx   track g
Xilinx track g
 
Using the Cypress PSoC Processor
Using the Cypress PSoC ProcessorUsing the Cypress PSoC Processor
Using the Cypress PSoC Processor
 
System_on_Chip_SOC.ppt
System_on_Chip_SOC.pptSystem_on_Chip_SOC.ppt
System_on_Chip_SOC.ppt
 
soc design for dsp applications
soc design for dsp applicationssoc design for dsp applications
soc design for dsp applications
 
Mirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP LibraryMirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP Library
 
Track B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - MentorTrack B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - Mentor
 
Resume
ResumeResume
Resume
 
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
Dataplane networking acceleration with OpenDataplane / Максим Уваров (Linaro)
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 
Choosing the right processor for embedded system design
Choosing the right processor for embedded system designChoosing the right processor for embedded system design
Choosing the right processor for embedded system design
 
Developing a Windows CE OAL.ppt
Developing a Windows CE OAL.pptDeveloping a Windows CE OAL.ppt
Developing a Windows CE OAL.ppt
 
Introduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSPIntroduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSP
 
BeRTOS: Free Embedded RTOS
BeRTOS: Free Embedded RTOSBeRTOS: Free Embedded RTOS
BeRTOS: Free Embedded RTOS
 
Evatronix track h
Evatronix   track hEvatronix   track h
Evatronix track h
 
Optimization In Mobile Systems
Optimization In Mobile SystemsOptimization In Mobile Systems
Optimization In Mobile Systems
 
Design of Software for Embedded Systems
Design of Software for Embedded SystemsDesign of Software for Embedded Systems
Design of Software for Embedded Systems
 
No[1][1]
No[1][1]No[1][1]
No[1][1]
 

Mais de Pantech ProLabs India Pvt Ltd

Mais de Pantech ProLabs India Pvt Ltd (20)

Registration process
Registration processRegistration process
Registration process
 
Brain Computer Interface
Brain Computer InterfaceBrain Computer Interface
Brain Computer Interface
 
Electric Vehicle Design using Matlab
Electric Vehicle Design using MatlabElectric Vehicle Design using Matlab
Electric Vehicle Design using Matlab
 
Image processing application
Image processing applicationImage processing application
Image processing application
 
Internet of Things using Raspberry Pi
Internet of Things using Raspberry PiInternet of Things using Raspberry Pi
Internet of Things using Raspberry Pi
 
Internet of Things Using Arduino
Internet of Things Using ArduinoInternet of Things Using Arduino
Internet of Things Using Arduino
 
Brain controlled robot
Brain controlled robotBrain controlled robot
Brain controlled robot
 
Brain Computer Interface-Webinar
Brain Computer Interface-WebinarBrain Computer Interface-Webinar
Brain Computer Interface-Webinar
 
Development of Deep Learning Architecture
Development of Deep Learning ArchitectureDevelopment of Deep Learning Architecture
Development of Deep Learning Architecture
 
Future of AI
Future of AIFuture of AI
Future of AI
 
Gate driver design and inductance fabrication
Gate driver design and inductance fabricationGate driver design and inductance fabrication
Gate driver design and inductance fabrication
 
Brainsense -Brain computer Interface
Brainsense -Brain computer InterfaceBrainsense -Brain computer Interface
Brainsense -Brain computer Interface
 
Median filter Implementation using TMS320C6745
Median filter Implementation using TMS320C6745Median filter Implementation using TMS320C6745
Median filter Implementation using TMS320C6745
 
Introduction to Code Composer Studio 4
Introduction to Code Composer Studio 4Introduction to Code Composer Studio 4
Introduction to Code Composer Studio 4
 
Waveform Generation Using TMS320C6745 DSP
Waveform Generation Using TMS320C6745 DSPWaveform Generation Using TMS320C6745 DSP
Waveform Generation Using TMS320C6745 DSP
 
Interfacing UART with tms320C6745
Interfacing UART with tms320C6745Interfacing UART with tms320C6745
Interfacing UART with tms320C6745
 
Switch & LED using TMS320C6745 DSP
Switch & LED using TMS320C6745 DSPSwitch & LED using TMS320C6745 DSP
Switch & LED using TMS320C6745 DSP
 
Led blinking using TMS320C6745
Led blinking using TMS320C6745Led blinking using TMS320C6745
Led blinking using TMS320C6745
 
Introduction to tms320c6745 dsp
Introduction to tms320c6745 dspIntroduction to tms320c6745 dsp
Introduction to tms320c6745 dsp
 
Brainsense -Introduction to brain computer interface
Brainsense -Introduction to brain computer interfaceBrainsense -Introduction to brain computer interface
Brainsense -Introduction to brain computer interface
 

Último

Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
ciinovamais
 
Spellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please PractiseSpellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please Practise
AnaAcapella
 

Último (20)

This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.ppt
 
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
2024-NATIONAL-LEARNING-CAMP-AND-OTHER.pptx
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
 
UGC NET Paper 1 Mathematical Reasoning & Aptitude.pdf
UGC NET Paper 1 Mathematical Reasoning & Aptitude.pdfUGC NET Paper 1 Mathematical Reasoning & Aptitude.pdf
UGC NET Paper 1 Mathematical Reasoning & Aptitude.pdf
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
ICT role in 21st century education and it's challenges.
ICT role in 21st century education and it's challenges.ICT role in 21st century education and it's challenges.
ICT role in 21st century education and it's challenges.
 
Asian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptxAsian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptx
 
Spellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please PractiseSpellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please Practise
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
 
Dyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptxDyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptx
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The Basics
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
SOC 101 Demonstration of Learning Presentation
SOC 101 Demonstration of Learning PresentationSOC 101 Demonstration of Learning Presentation
SOC 101 Demonstration of Learning Presentation
 

Choosing the right processor

  • 1. Choosing the Right Processor for your Application www.pantechsolutions.net
  • 2.
  • 3. Choosing the right Processor
  • 4. Microprocessor Basic Microprocessor, by-itself, completely useless – must have external peripherals to Interact with outside world CPU CONTROL ADDRESS DATA BOOT ROM Used at startup Instruction (program) ROM Transducers Keyboard Screen UART Parallel interface etc Data RAM
  • 6. Von Neumann VS Harvard Von Neumann Harvard CPU 12 14 16 Memory (Data) 8 Memory (Program) CPU Memory (Program &Data)
  • 7. Why do we need DSP Processor?
  • 9.
  • 10.
  • 11.
  • 13.
  • 14.
  • 16.
  • 17. Traditional embedded system design using DSP Power Supply CLK CLK CLK custom IF-logic SDRAM SDRAM SRAM SRAM SRAM Memory Controller UART LC Display Controller Interrupt Controller Timer Audio Codec CPU (uP / DSP) Co- Proc. GP I/O Address Decode Unit Ethernet MAC
  • 18. Next Step... CLK custom IF-logic Memory Controller UART Display Controller Timer CPU (uP / DSP) Co- Proc. GP I/O Address Decode Unit Ethernet MAC Interrupt Controller FPGA CLK CLK SDRAM SDRAM SRAM SRAM SRAM Power Supply LC Audio Codec
  • 19. Configurable system on Chip-CSoC Power Supply SDRAM SDRAM SRAM SRAM SRAM LC Audio Codec EPROM
  • 20.
  • 21. SMP-BF561 • Identical Cores • Identical access to all System Resources • Memory, Disk, UARTs, Communication Controllers, • Examples: Analog Devices Blackfin 561
  • 22.
  • 23.
  • 24. Selection of packages QFP SOLDERING IRON SOLDERING STATION OVEN DIP SOIC BGA PLCC
  • 25. Hardware Design Flow SCHEMATIC DESIGN LAYOUT DESIGN ASSEMBLY & TESTING
  • 26.
  • 28. Software Design Flow -FPGA Generate Netlist ISE Platform Ext. Proj.Nav. / VHDL *.mhs *. elf *.c *.asm Compile & Link Update Bitstream *. bit *.h Gen. Libs Platform Definition (peripherals, configuration, connectivity, address space)  EDK: Embedded Development Kit  XPS: Xilinx Platform Studio  ISE: Integrated Software Environment  MHS: Microprocessor Hardware Specification *. bit XPS Generate Bitstream *.ucf Hardware Software *.bmm
  • 29. RTOS, Board Support Package Integrated HW/SW/FPGA Flows Instantiate the ‘ System Netlist’ and Implement the FPGA Include the BSP and Compile the Software Image 1 2 3 Xilinx Platform Studio SDK Xilinx Platform Studio Data2MEM Download Combined Image to FPGA Compiled ELF Compiled BIT Embedded Development Kit ? HDL Entry Simulation/Synthesis Implementation Download Bitstream Into FPGA Chipscope Standard FPGA HW Development Flow VHDL or Verilog System Netlist ? Code Entry C/C++ Cross Compiler Linker Load Software Into FLASH Debugger Standard Embedded SW Development Flow C Code Board Support Package Compiled BIT Compiled ELF
  • 30. FPGA Design Flow
  • 31. Design Compilation Simulation Verification Graphical Entry HDL Entry Compiler Timing Diagram Timing Analysis Program CPLD Development Board FPGA Design Flow
  • 32. Unified Tool Releases, All Tools Available for Evaluations Verilog VHDL C/C++ MATLAB Simulink 3 rd Party Unified Design Environment The Ultimate System Integration Design Tools New ! HW Designers SW Developers Architects Verification Team System Integrators . . . .
  • 33. Design Decision in Choosing an FPGA Programmable technology Gate count Number of I/O’S Manufacturer Family Device Power Consumption Speed,voltage Packaging
  • 34.
  • 35. SW DEVELOPMENT HW DEVELOPMENT SW SELECTION HW SELECTION INTEGRATION TESTING & TUNING DEPLOYMENT Compiler RTOSs Networking Protocols Java Support Graphics Support Project & Code Mgmt. RTOS Simulation Rapid Prototyping Real-time Data Visualization Memory Leak Detection CPU Profiling Post-mortem Debug Semiconductor Co-funded Development Hardware Coverage Board Bring-Up Board Diagnostics & Manufacturing Test Source-level Debugging Real-time System Analysis & Triggering Execution Tracing Code Coverage Analysis In-field Debugging © 2008 Pantech Solutions™ | All rights reserved Embedded Development using FPGA
  • 36.
  • 38.
  • 39. Recap of Designing an Embedded System
  • 41. http://www.esacademy.com/ 8051 (Philips Flash ISP software) http://www.keil.com/demo/ Evaluation version for 8051 and ARM http://www.microchip.com PIC FPGA http://www.xilinx.com/support/download/index.htm https://www.altera.com/support/software/download/sof-download_center.html http://www.analog.com/en/embedded-processing-dsp/content/blackfin_bold_training/fca.html DSP www.ti.com/
  • 43.