SlideShare uma empresa Scribd logo
1 de 21
DIGITAL ELECTRONICS
SUBTRACTOR
 Group Members:
1. Md Jahid Hasan – 152-15-5588
2. Allahma Iqbal – 152-15-6094
3. MD. Shahnur Chowdhury – 153-15-6387
4. Umme Sharmin Ritu – 161-15-6883
 Objectives
 Definition of Subtractor
 Types of subtractor
 Explaining different subtractors with
 Truth table
 Boolean Expression
 Logic circuit
 Parallel binary subtractor
 Applications
 What is Subtractor ?
Subtractor is an electronic logic circuit
for calculating the difference between
two binary numbers which provides the
difference and borrow as output.
 Types of Subtractor
 Half Subtractor
 Full Subtractor
 Half subtractor
Half Subtractor is used for subtracting
one single bit binary number from another
single bit binary number.
It has two inputs; Minuend (A) and
Subtrahend (B) and two outputs; Difference
(D) and Borrow (Bout).
 Truth Table
A B Difference (D) Borrow (Bout)
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0
Input Output
 Solving truth table using K-map
Borrow = Ā.B Difference = A ⊕ B
 Boolean Expression
From the truth table and K-map, the Boolean
Expression can be derived as:
Difference (D) = Ā.B + A. 𝐁 = A ⊕ B
Borrow (Bout)= Ā.B
 Logical Circuit
 fULL subtractor
A logic Circuit Which is used for subtracting
three single bit binary numbers is known as
Full Subtractor.
It has three inputs; Minuend (A), Subtrahend
(B) and following Subtrahend (C) and two
outputs; Difference (D) and Borrow (Bout).
 Truth Table
A B C D B(out)
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1
Input Output
 Solving Truth Table using K-Map
 K-Map Minimization
From the Truth Table The Difference and Borrow will
written as,
Difference=A'B'C+A'BC'+AB'C'+ABC
Reducing it we got,
Difference=A ⊕B ⊕C
Borrow=A'B'C+A'BC'+A'BC+ABC
=A'B'C+A'BC'+A'BC+A'BC+A'BC+ABC
=A'C(B'+B)+A'B(C'+C)+BC(A'+A)
Borrow=A'C+A'B+BC
 Boolean Expression
From the truth table and k-map minimization,
the Boolean Expression can be derived as:
D = A ⊕ B ⊕ C
B(out) = BC + (B ⊕ C) A
 Logical Circuit
 Parallel Binary Subtractor
Parallel binary subtractor can be implemented by
cascading several full-subtractors.
Next slide shows the block level representation of a
4-bit parallel binary subtractor, which subtracts 4-
bit b3b2b1b0 from 4-bit a3a2a1a0. It has 4-bit
difference output D3D2D1D0 with borrow output
B(out).
 Diagram
 Applications
 To attenuate the radio/audio signal
 In amplifier to reduce sound distortion
 In arithmetic logic unit of processors
 Increment and decrement operators
 Calculate addresses
Any question ?
THANK YOU

Mais conteúdo relacionado

Mais procurados

Adder substracter
Adder substracterAdder substracter
Adder substracter
WanNurdiana
 
Decoders
DecodersDecoders
Decoders
Re Man
 

Mais procurados (20)

Karnaugh map
Karnaugh mapKarnaugh map
Karnaugh map
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Adder ppt
Adder pptAdder ppt
Adder ppt
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Adder substracter
Adder substracterAdder substracter
Adder substracter
 
SOP POS, Minterm and Maxterm
SOP POS, Minterm and MaxtermSOP POS, Minterm and Maxterm
SOP POS, Minterm and Maxterm
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full Adder
 
K - Map
  K - Map    K - Map
K - Map
 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
 
Sop and pos
Sop and posSop and pos
Sop and pos
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Half subtracter
Half subtracterHalf subtracter
Half subtracter
 
Half & Full Adder
Half &  Full AdderHalf &  Full Adder
Half & Full Adder
 
Digital Electronics( half adders and full adders)
Digital Electronics( half adders and full adders)Digital Electronics( half adders and full adders)
Digital Electronics( half adders and full adders)
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
 
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
 
Fulll Adder
Fulll AdderFulll Adder
Fulll Adder
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Decoders
DecodersDecoders
Decoders
 

Semelhante a Subtractor (1)

combinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Addercombinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Adder
aniqa56
 
Adders and subtractors in vlsi design
Adders and subtractors in vlsi designAdders and subtractors in vlsi design
Adders and subtractors in vlsi design
dinesh aitha
 
Subtracter
SubtracterSubtracter
Subtracter
Kumar
 
Subtracter
SubtracterSubtracter
Subtracter
Kumar
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
Bindu Madhavi
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
Bindu Madhavi
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
ThanmayiKumar
 

Semelhante a Subtractor (1) (20)

logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors
 
combinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Addercombinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Adder
 
Adders and subtractors in vlsi design
Adders and subtractors in vlsi designAdders and subtractors in vlsi design
Adders and subtractors in vlsi design
 
Unit 2 DE Notes.pptx
Unit 2 DE Notes.pptxUnit 2 DE Notes.pptx
Unit 2 DE Notes.pptx
 
I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptx
 
Adder and Subtractor
Adder and SubtractorAdder and Subtractor
Adder and Subtractor
 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
 
Unit 4 combinational circuit
Unit 4 combinational circuitUnit 4 combinational circuit
Unit 4 combinational circuit
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
 
cs 3351 dpco
cs 3351 dpcocs 3351 dpco
cs 3351 dpco
 
Half Subtractor.pptx
Half Subtractor.pptxHalf Subtractor.pptx
Half Subtractor.pptx
 
Subtracter
SubtracterSubtracter
Subtracter
 
Subtracter
SubtracterSubtracter
Subtracter
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic CircuitsFYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
FYBSC IT Digital Electronics Unit III Chapter II Arithmetic Circuits
 
17067688.ppt
17067688.ppt17067688.ppt
17067688.ppt
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 

Mais de Self-employed (12)

linear differential equation
linear differential equationlinear differential equation
linear differential equation
 
Second order linear diffrential equation with constant coeffecient
Second order linear diffrential equation with constant coeffecientSecond order linear diffrential equation with constant coeffecient
Second order linear diffrential equation with constant coeffecient
 
152 15-5754,physics-2
152 15-5754,physics-2152 15-5754,physics-2
152 15-5754,physics-2
 
152 15-5588 physics ii
152 15-5588 physics ii152 15-5588 physics ii
152 15-5588 physics ii
 
152 15-5588 physics ii
152 15-5588 physics ii152 15-5588 physics ii
152 15-5588 physics ii
 
152-15-5588
152-15-5588152-15-5588
152-15-5588
 
Believe in yourself
Believe in yourselfBelieve in yourself
Believe in yourself
 
Basic concepts of microprocessors jahid
Basic concepts of microprocessors jahidBasic concepts of microprocessors jahid
Basic concepts of microprocessors jahid
 
Calculusinreallife id-152-15-5588
Calculusinreallife id-152-15-5588Calculusinreallife id-152-15-5588
Calculusinreallife id-152-15-5588
 
MD JAHID HASAN
MD JAHID HASANMD JAHID HASAN
MD JAHID HASAN
 
Md Jahid Hasan
Md Jahid HasanMd Jahid Hasan
Md Jahid Hasan
 
Assigment on mechanics.. jahid hasan
Assigment on mechanics.. jahid hasanAssigment on mechanics.. jahid hasan
Assigment on mechanics.. jahid hasan
 

Último

Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
MateoGardella
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
PECB
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
ciinovamais
 
Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptx
negromaestrong
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch Letter
MateoGardella
 

Último (20)

Web & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdfWeb & Social Media Analytics Previous Year Question Paper.pdf
Web & Social Media Analytics Previous Year Question Paper.pdf
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writing
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docx
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The Basics
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptx
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
Explore beautiful and ugly buildings. Mathematics helps us create beautiful d...
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch Letter
 
Advance Mobile Application Development class 07
Advance Mobile Application Development class 07Advance Mobile Application Development class 07
Advance Mobile Application Development class 07
 

Subtractor (1)

  • 2.  Group Members: 1. Md Jahid Hasan – 152-15-5588 2. Allahma Iqbal – 152-15-6094 3. MD. Shahnur Chowdhury – 153-15-6387 4. Umme Sharmin Ritu – 161-15-6883
  • 3.  Objectives  Definition of Subtractor  Types of subtractor  Explaining different subtractors with  Truth table  Boolean Expression  Logic circuit  Parallel binary subtractor  Applications
  • 4.  What is Subtractor ? Subtractor is an electronic logic circuit for calculating the difference between two binary numbers which provides the difference and borrow as output.
  • 5.  Types of Subtractor  Half Subtractor  Full Subtractor
  • 6.  Half subtractor Half Subtractor is used for subtracting one single bit binary number from another single bit binary number. It has two inputs; Minuend (A) and Subtrahend (B) and two outputs; Difference (D) and Borrow (Bout).
  • 7.  Truth Table A B Difference (D) Borrow (Bout) 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 0 Input Output
  • 8.  Solving truth table using K-map Borrow = Ā.B Difference = A ⊕ B
  • 9.  Boolean Expression From the truth table and K-map, the Boolean Expression can be derived as: Difference (D) = Ā.B + A. 𝐁 = A ⊕ B Borrow (Bout)= Ā.B
  • 11.  fULL subtractor A logic Circuit Which is used for subtracting three single bit binary numbers is known as Full Subtractor. It has three inputs; Minuend (A), Subtrahend (B) and following Subtrahend (C) and two outputs; Difference (D) and Borrow (Bout).
  • 12.  Truth Table A B C D B(out) 0 0 0 0 0 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 1 1 1 1 Input Output
  • 13.  Solving Truth Table using K-Map
  • 14.  K-Map Minimization From the Truth Table The Difference and Borrow will written as, Difference=A'B'C+A'BC'+AB'C'+ABC Reducing it we got, Difference=A ⊕B ⊕C Borrow=A'B'C+A'BC'+A'BC+ABC =A'B'C+A'BC'+A'BC+A'BC+A'BC+ABC =A'C(B'+B)+A'B(C'+C)+BC(A'+A) Borrow=A'C+A'B+BC
  • 15.  Boolean Expression From the truth table and k-map minimization, the Boolean Expression can be derived as: D = A ⊕ B ⊕ C B(out) = BC + (B ⊕ C) A
  • 17.  Parallel Binary Subtractor Parallel binary subtractor can be implemented by cascading several full-subtractors. Next slide shows the block level representation of a 4-bit parallel binary subtractor, which subtracts 4- bit b3b2b1b0 from 4-bit a3a2a1a0. It has 4-bit difference output D3D2D1D0 with borrow output B(out).
  • 19.  Applications  To attenuate the radio/audio signal  In amplifier to reduce sound distortion  In arithmetic logic unit of processors  Increment and decrement operators  Calculate addresses