Enviar pesquisa
Carregar
LOW POWER BASED TERNARY HALF ADDER USING FIN TYPE FIELD EFFECT TRANSISTOR TECHNOLOGY
•
0 gostou
•
25 visualizações
IRJET Journal
Seguir
https://www.irjet.net/archives/V9/i7/IRJET-V9I7503.pdf
Leia menos
Leia mais
Engenharia
Denunciar
Compartilhar
Denunciar
Compartilhar
1 de 9
Baixar agora
Baixar para ler offline
Recomendados
Analysis of FinFET and CNTFET based HybridCMOS Full Adder Circuit
Analysis of FinFET and CNTFET based HybridCMOS Full Adder Circuit
IRJET Journal
Performance analysis of cmos comparator and cntfet comparator design
Performance analysis of cmos comparator and cntfet comparator design
eSAT Publishing House
Kg3418451855
Kg3418451855
IJERA Editor
IRJET- Miniaturized Planar Waveguide Filter for C-Band Applications
IRJET- Miniaturized Planar Waveguide Filter for C-Band Applications
IRJET Journal
Design and analysis of cntfet based d flip flop
Design and analysis of cntfet based d flip flop
IAEME Publication
Design and analysis of cntfet based d flip flop
Design and analysis of cntfet based d flip flop
IAEME Publication
CNTFET Based Analog and Digital Circuit Designing: A Review
CNTFET Based Analog and Digital Circuit Designing: A Review
IJMERJOURNAL
Carbon Nanotube Based Circuit Designing: A Review
Carbon Nanotube Based Circuit Designing: A Review
IJERDJOURNAL
Recomendados
Analysis of FinFET and CNTFET based HybridCMOS Full Adder Circuit
Analysis of FinFET and CNTFET based HybridCMOS Full Adder Circuit
IRJET Journal
Performance analysis of cmos comparator and cntfet comparator design
Performance analysis of cmos comparator and cntfet comparator design
eSAT Publishing House
Kg3418451855
Kg3418451855
IJERA Editor
IRJET- Miniaturized Planar Waveguide Filter for C-Band Applications
IRJET- Miniaturized Planar Waveguide Filter for C-Band Applications
IRJET Journal
Design and analysis of cntfet based d flip flop
Design and analysis of cntfet based d flip flop
IAEME Publication
Design and analysis of cntfet based d flip flop
Design and analysis of cntfet based d flip flop
IAEME Publication
CNTFET Based Analog and Digital Circuit Designing: A Review
CNTFET Based Analog and Digital Circuit Designing: A Review
IJMERJOURNAL
Carbon Nanotube Based Circuit Designing: A Review
Carbon Nanotube Based Circuit Designing: A Review
IJERDJOURNAL
DESIGNING HIGH-SPEED, LOW-POWER FULL ADDER CELLS BASED ON CARBON NANOTUBE TEC...
DESIGNING HIGH-SPEED, LOW-POWER FULL ADDER CELLS BASED ON CARBON NANOTUBE TEC...
VLSICS Design
Lf3420252035
Lf3420252035
IJERA Editor
Design and Analysis of Fractal Antenna
Design and Analysis of Fractal Antenna
IRJET Journal
Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Tec...
Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Tec...
VLSICS Design
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
IJERA Editor
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
IRJET Journal
Analysis of Lead-free Perovskite solar cells
Analysis of Lead-free Perovskite solar cells
IRJET Journal
DC performance analysis of a 20nm gate length n-type Silicon GAA junctionless...
DC performance analysis of a 20nm gate length n-type Silicon GAA junctionless...
IJECEIAES
Performance evaluation of reversible logic based cntfet demultiplexer 2
Performance evaluation of reversible logic based cntfet demultiplexer 2
IAEME Publication
Performance evaluation of reversible logic based cntfet demultiplexer 2
Performance evaluation of reversible logic based cntfet demultiplexer 2
IAEME Publication
Study of different contraction design of wind tunnel for better performance b...
Study of different contraction design of wind tunnel for better performance b...
IRJET Journal
Design of carbon nanotube field effect transistor (CNTFET) small signal model
Design of carbon nanotube field effect transistor (CNTFET) small signal model
IJECEIAES
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
VLSICS Design
Modeling and Simulation Graphene based Nano FET : A Review
Modeling and Simulation Graphene based Nano FET : A Review
IRJET Journal
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET Journal
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET Journal
A Comparative Performance Analysis of Copper on Chip and CNTFET Nano Intercon...
A Comparative Performance Analysis of Copper on Chip and CNTFET Nano Intercon...
IRJET Journal
Flexible 2.4 g_hz_body_wireless_node_final_awpl_doi
Flexible 2.4 g_hz_body_wireless_node_final_awpl_doi
Dat Tran
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET Journal
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
Mais conteúdo relacionado
Semelhante a LOW POWER BASED TERNARY HALF ADDER USING FIN TYPE FIELD EFFECT TRANSISTOR TECHNOLOGY
DESIGNING HIGH-SPEED, LOW-POWER FULL ADDER CELLS BASED ON CARBON NANOTUBE TEC...
DESIGNING HIGH-SPEED, LOW-POWER FULL ADDER CELLS BASED ON CARBON NANOTUBE TEC...
VLSICS Design
Lf3420252035
Lf3420252035
IJERA Editor
Design and Analysis of Fractal Antenna
Design and Analysis of Fractal Antenna
IRJET Journal
Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Tec...
Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Tec...
VLSICS Design
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
IJERA Editor
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
IRJET Journal
Analysis of Lead-free Perovskite solar cells
Analysis of Lead-free Perovskite solar cells
IRJET Journal
DC performance analysis of a 20nm gate length n-type Silicon GAA junctionless...
DC performance analysis of a 20nm gate length n-type Silicon GAA junctionless...
IJECEIAES
Performance evaluation of reversible logic based cntfet demultiplexer 2
Performance evaluation of reversible logic based cntfet demultiplexer 2
IAEME Publication
Performance evaluation of reversible logic based cntfet demultiplexer 2
Performance evaluation of reversible logic based cntfet demultiplexer 2
IAEME Publication
Study of different contraction design of wind tunnel for better performance b...
Study of different contraction design of wind tunnel for better performance b...
IRJET Journal
Design of carbon nanotube field effect transistor (CNTFET) small signal model
Design of carbon nanotube field effect transistor (CNTFET) small signal model
IJECEIAES
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
VLSICS Design
Modeling and Simulation Graphene based Nano FET : A Review
Modeling and Simulation Graphene based Nano FET : A Review
IRJET Journal
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET Journal
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET Journal
A Comparative Performance Analysis of Copper on Chip and CNTFET Nano Intercon...
A Comparative Performance Analysis of Copper on Chip and CNTFET Nano Intercon...
IRJET Journal
Flexible 2.4 g_hz_body_wireless_node_final_awpl_doi
Flexible 2.4 g_hz_body_wireless_node_final_awpl_doi
Dat Tran
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET Journal
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET Journal
Semelhante a LOW POWER BASED TERNARY HALF ADDER USING FIN TYPE FIELD EFFECT TRANSISTOR TECHNOLOGY
(20)
DESIGNING HIGH-SPEED, LOW-POWER FULL ADDER CELLS BASED ON CARBON NANOTUBE TEC...
DESIGNING HIGH-SPEED, LOW-POWER FULL ADDER CELLS BASED ON CARBON NANOTUBE TEC...
Lf3420252035
Lf3420252035
Design and Analysis of Fractal Antenna
Design and Analysis of Fractal Antenna
Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Tec...
Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Tec...
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology U...
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
Miniaturized Cavity Backed Substrate Integrated Waveguide Antenna for Ku-Band...
Analysis of Lead-free Perovskite solar cells
Analysis of Lead-free Perovskite solar cells
DC performance analysis of a 20nm gate length n-type Silicon GAA junctionless...
DC performance analysis of a 20nm gate length n-type Silicon GAA junctionless...
Performance evaluation of reversible logic based cntfet demultiplexer 2
Performance evaluation of reversible logic based cntfet demultiplexer 2
Performance evaluation of reversible logic based cntfet demultiplexer 2
Performance evaluation of reversible logic based cntfet demultiplexer 2
Study of different contraction design of wind tunnel for better performance b...
Study of different contraction design of wind tunnel for better performance b...
Design of carbon nanotube field effect transistor (CNTFET) small signal model
Design of carbon nanotube field effect transistor (CNTFET) small signal model
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
Modeling and Simulation Graphene based Nano FET : A Review
Modeling and Simulation Graphene based Nano FET : A Review
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
A Comparative Performance Analysis of Copper on Chip and CNTFET Nano Intercon...
A Comparative Performance Analysis of Copper on Chip and CNTFET Nano Intercon...
Flexible 2.4 g_hz_body_wireless_node_final_awpl_doi
Flexible 2.4 g_hz_body_wireless_node_final_awpl_doi
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
IRJET- FPGA Implementation of Efficient Muf Gate based Multipliers
Mais de IRJET Journal
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
IRJET Journal
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
IRJET Journal
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
IRJET Journal
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
IRJET Journal
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
IRJET Journal
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
IRJET Journal
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
IRJET Journal
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
IRJET Journal
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
IRJET Journal
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
IRJET Journal
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
IRJET Journal
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
IRJET Journal
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
IRJET Journal
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
IRJET Journal
React based fullstack edtech web application
React based fullstack edtech web application
IRJET Journal
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
IRJET Journal
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
IRJET Journal
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
IRJET Journal
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
IRJET Journal
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
IRJET Journal
Mais de IRJET Journal
(20)
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
TUNNELING IN HIMALAYAS WITH NATM METHOD: A SPECIAL REFERENCES TO SUNGAL TUNNE...
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
STUDY THE EFFECT OF RESPONSE REDUCTION FACTOR ON RC FRAMED STRUCTURE
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
A COMPARATIVE ANALYSIS OF RCC ELEMENT OF SLAB WITH STARK STEEL (HYSD STEEL) A...
Effect of Camber and Angles of Attack on Airfoil Characteristics
Effect of Camber and Angles of Attack on Airfoil Characteristics
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
A Review on the Progress and Challenges of Aluminum-Based Metal Matrix Compos...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Dynamic Urban Transit Optimization: A Graph Neural Network Approach for Real-...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
Structural Analysis and Design of Multi-Storey Symmetric and Asymmetric Shape...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A Review of “Seismic Response of RC Structures Having Plan and Vertical Irreg...
A REVIEW ON MACHINE LEARNING IN ADAS
A REVIEW ON MACHINE LEARNING IN ADAS
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
Long Term Trend Analysis of Precipitation and Temperature for Asosa district,...
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
P.E.B. Framed Structure Design and Analysis Using STAAD Pro
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
A Review on Innovative Fiber Integration for Enhanced Reinforcement of Concre...
Survey Paper on Cloud-Based Secured Healthcare System
Survey Paper on Cloud-Based Secured Healthcare System
Review on studies and research on widening of existing concrete bridges
Review on studies and research on widening of existing concrete bridges
React based fullstack edtech web application
React based fullstack edtech web application
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A Comprehensive Review of Integrating IoT and Blockchain Technologies in the ...
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
A REVIEW ON THE PERFORMANCE OF COCONUT FIBRE REINFORCED CONCRETE.
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Optimizing Business Management Process Workflows: The Dynamic Influence of Mi...
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Multistoried and Multi Bay Steel Building Frame by using Seismic Design
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Cost Optimization of Construction Using Plastic Waste as a Sustainable Constr...
Último
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
k795866
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
959SahilShah
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
jennyeacort
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
dollysharma2066
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
Alluxio, Inc.
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
KartikeyaDwivedi3
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Dr.Costas Sachpazis
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
121011101441
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
wendy cai
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
9953056974 Low Rate Call Girls In Saket, Delhi NCR
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
Dr. Gudipudi Nageswara Rao
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
Dr SOUNDIRARAJ N
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
rehmti665
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
ShivangiSharma879191
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
VICTOR MAESTRE RAMIREZ
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
asadnawaz62
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
DeepakSakkari2
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Asst.prof M.Gokilavani
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
ssuser2ae721
Último
(20)
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes examples
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
LOW POWER BASED TERNARY HALF ADDER USING FIN TYPE FIELD EFFECT TRANSISTOR TECHNOLOGY
1.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2667 LOW POWER BASED TERNARY HALF ADDER USING FIN TYPE FIELD EFFECT TRANSISTOR TECHNOLOGY Yashvi Sudan1 and Nitin Sachdeva2 J.C Bose University of Science & Technology, YMCA, Faridabad, India ------------------------------------------------------------------------***--------------------------------------------------------------- Abstract - In this research, we investigate a low-power ternary half adder based on FinFET technology. In this article, FinFET is used to demonstrate a ternary half adder that is low-power, low-leakage, and low-frequency. According to this paper, the latency, peak power distribution, and leakage power of ternary adders with and without Fin Type Field Effect Transistors (FinFETs) are equal. The Fin Type Field Effect Transistor (FinFET) technology offers various advantages over deep submicron transistors. The development of this technology has led to improvements in the intelligence and dependability of all electrical devices. It is possible that this experiment will result in an increase in the average power, energy, and power dissipation. Keywords: FinFET, CNTFET, Ternary Adder, HSPICE 1. Introduction These breakdown points may be minimised by employing a single carbon nanotube that is put in an otherwise typical bulk MOSFET structure, and further reductions in device measurements are being promoted. This is because the utilisation of bulk MOSFETs is becoming increasingly popular. Now is the time for professionals in the disciplines of electronic device design, circuit design, and innovation to concentrate their attention on the future of the semiconductor industry in order to enhance the implementation of the electronic framework. In order to enhance bearer flexibility, a large amount of research and development is being devoted into the fabrication of high-portability transistor channel materials. Some examples of these materials include II-VI semiconductors. Investigations studying the probable benefits of employing nonplanar transistor architectures, such as CNTFETs and multi-gate designs, are still under work at present moment. Research is being undertaken on a variety of novel one-dimensional structures, including carbon nanotubes (CNTs) and other similar structures. Because of its high transporter mobility, carbon nanotubes (CNTs) have emerged as a viable competitor to boost the Si innovation plan in the post-2015 time frame; however, several difficulties still need to be overcome before this can happen. According to the results of the study, next-generation field-effect transistors, also known as CNTFETs, make it feasible to conduct research at both the device and the circuit levels. It will be impossible to make any further progress in silicon-based technology by the year 2020, when the channel length of a MOSFET will have been shrunk to less than 10 nanometre. Because of this, the semiconductor industry is continually on the lookout for cutting-edge discoveries in other materials and technologies that may complement or even replace the innovation that is today based on silicon. Carbon nanotubes (CNTs) have lately surfaced as a potentially helpful material among the many different layouts that have been researched. These architectures include single-electron burrows (SET), quantum cell automata (QCA), rapid single- transition quantum reasoning, and CNTs. In diameter, they generally range from 1 to 3 nm, however they may be many microns long. Their length, though, may be several times that. Carbon nanotubes (CNTs) have the potential to be utilised in the development of a broad range of useful gadgets. Some examples of these devices include low-cost high-quality connections, adaptive Carbon nanotube field-effect transistors (CNTFETs), and single electron penetrating transistors. In mechanical labs and universities (IBM, Intel, Infineon,) as well as educational institutions (schools), various research groups from all over the globe are finally researching CNTFET devices and their practical applications. These organisation may be located all throughout the world (Purdue, Stanford) (Purdue, Stanford,). Utilizing complementary. Although it may be challenging to discover accessible device models that are also suited to particular structure streams, having such models is crucial for the construction of circuits that rely on certain devices. This paper gives a full examination of the vast variety of CNTFETs that are presently accessible as well as various types that have been optimised. We applied publicly available models that were uncomplicated to recreate in order to examine the effect of the parameters on the properties of the device, which enabled us to acquire more accurate findings. Therefore, the CNTFET's current dimension and edge voltage are both influenced by the cylinder width. However, the CNTFET's current dimension is the sole characteristic that is impacted by the contact resistance.
2.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2668 In order to create trustworthy circuits and networks, a circuit planner needs to be able to take into account various aspects at different points in the circuit or network. In this case, the factors being taken into consideration are the lengths of the nanotubes. In 1989, a "completely double gate FET" was produced, which the designers at the time described to as a "doubled gate SOI framework." This structure contained two sets of gates instead of simply one. This was the very first time that a structure comparable to a Fin Type Field Effect Transistor (FinFET) was shown in its earliest form. This was a historical first. A decline in the short-channel conductivity of planar MOSFETs has been documented throughout the course of the previous 10 years. As a consequence, there has been a surge in interest in fin type field effect transistors (FinFETs) across the same time period. The short-channel performance of Fin Type Field Effect Transistors (FinFETs), as is evident in Figure 1, is better to that of planar MOSFETs, which have the same channel length. Figure 1 displays the conventional configuration of a planar Fin Kind Field Effect Transistor (FinFET), which is a kind of field effect transistor. Fig. 1. FinFET Structure 2. Implementation Fig. 2. Ternary Decoder Fin based The following illustration demonstrates a decoder circuit that is constructed using Fin Type Field Effect Transistors, also known as FinFETs. The input to the decoder circuit is shown by the letter A, while the output of the circuit is indicated by the letter A0. This circuit is responsible for producing the A0 and A0 bars.
3.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2669 Fig. 3. Ternary Decoder for A The decoder circuit shown in Fig. 3 is the same one that was shown in Fig. 2, with the exception that in this instance, we are using this circuit to create A1 and A1bar signals rather than only A1 signal. Fig. 4. SUM1 circuit The circuit for a sum generator is shown in the image that can be seen above; the sum1 algorithm is being used to carry out the implementation, and the output of the circuit is binary.
4.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2670 Fig. 5. SUM2 circuit Figure 5 depicts the sum generator; in this particular instance, we are working on sum2, and the output that we are receiving is binary. Fig. 6. Sum Output The circuit for a sum generator encoder can be seen in Figure 6; the output of the encoder is the addition of sum1 and sum2; this adds up to the final ternary output.
5.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2671 Fig. 7. Carry initial circuit The circuit for the carry generator Cm is shown in Figure 7. This circuit makes use of the p channel Fin Type Field Effect Transistor (FinFET) as well as the n channel Fin Type Field Effect Transistor (FinFET). Fig. 8. Carry final circuit The carry generating circuit is shown in the figure that came before it (Fig. 8); the carry is computed by using the carry encoder circuit (also seen in Fig. 8) and deriving it from Cm.
6.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2672 3. Results Fig. 9. Energy Result Figure 9 illustrates the energy that would be produced by the proposed technology. When compared to the ternary adder Fin Type Field Effect Transistor (FinFET), the ternary adder CNTFET has an energy level that is much greater than the energy level of the ternary adder Fin Type Field Effect Transistor (FinFET). Fig. 10. EDP result Fig. 10 illustrates the EDP of the system that has been proposed. In this particular example (Figure 10), the EDP in the ternary adder CNTFET is rather significant. Fig. 11. Average Power results
7.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2673 The recommended system's average power, in addition to the average power, is greater in the ternary adder CNTFET than it is in the ternary adder Fin Type Field Effect Transistor (FinFET), respectively.. Fig. 12. Delay result The above graphic demonstrates how long the proposed system will run behind schedule. The table that follows presents a comparison of the ternary adder CNTFET transistor and the ternary adder Fin Type Field Effect Transistor (FinFET) transistor's different parameters. Figure 13 presents the findings of the power dissipation test.. Fig. 13. Power dissipation result
8.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2674 Table 1. Output Results PARAMETERS CNTFET- Ternary Half Adder Fin Type Field Effect Transistor (FinFET)- Ternary Half Adder Average Power(w) 2.37E-05 9.62E-06 delay(s) 3.02E-08 3.02E-08 VSPD(w) 2.29E-09 1.22E-10 Energy(J) 6.91E-17 3.69E-18 EDP(J-s) 2.08E-24 1.11E-25 4. Conclusion As a direct result of this, we have created a low-power ternary half-adder by the use of a technology that is known as Fin Type Field Effect Transistor (FinFET). We have used several different technologies, the most known of which is the Fin Type Field Effect Transistor (FinFET) technology. However, we have also utilised many other technologies. The use of the technology known as Fin Type Field Effect Transistor, or FinFET, is what is responsible for the rise in the power, latency, PDP, and leakage power of the ternary half-average adder. As can be seen from the data that was supplied, we are comparing the ternary adder CNTFET to the ternary adder Fin Type Field Effect Transistor (FinFET), and we are doing so by using two distinct circuits. This can be seen since the data was provided. HSPICE is used to do both the simulation of the circuits and their verification with the assistance of Avanwaves.. References 1. Subhendu Kumar Sahoo et al., “High Performance Ternary Adder using CNTFET” DOI 10.1109/TNANO.2017.2649548, IEEE 2. Reza Faghih Mirzaee, and Akram Reza et al., “High-Performance Ternary (4:2) Compressor Based on Capacitive Threshold Logic” INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2020, VOL. 63, NO. 4, PP.355-36 3. A. Derakhshan, M. Imanieh, et al., “Design and Simulate ternary multiplier based CNFET” Scinzer Journal of Engineering, Vol 3, Issue 2, (2021): 22-28 4. Fazel Sharifi, Atiyeh Panahi, et al., “High Performance CNFET-based Ternary Full Adders” Proc IEEE, vol. 91, no. 2, pp. 305-327, 2017 5. A. Srivastava et al., “Design and Implementation of a Low Power Ternary Full Adder” November 29, 1993, Revised April 26, 2016 6. Seyyed Ashkan Ebrahimi et al., “Low Power CNTFET- Based Ternary Full Adder Cell for Nanoelectronics” 2231-2307, Volume-2, Issue-2, May 2012 7. Gaurav Agarwal, Amit Kumar, et al., “Performance Evaluation of CNTFET Based Ternary Basic Gates and Half Adder” Volume 5 Issue 5, May 2016 8. Mohammad Hossein Moaiyer et al., “Efficient CNTFET-based Ternary Full Adder Cells for Nano electronics” Received 27 Feb 2011; accepted 11 April 2011; published online 19 April 2011 9. P Chandrashekar et al., “Design of low threshold Full Adder cell using CNTFET” Research ISSN 0973-4562 Volume 12, Number 12 (2017) pp. 3411-3415 10. Manjunath Patil et al., “Power Efficient Parallel Adder Design Using CNTFET Technology” ISSN: 2348-4748, IJEEE Volume 2, Issue 4, April 2015
9.
International Research Journal
of Engineering and Technology (IRJET) e-ISSN: 2395-0056 Volume: 09 Issue: 07 | July 2022 www.irjet.net p-ISSN: 2395-0072 © 2022, IRJET | Impact Factor value: 7.529 | ISO 9001:2008 Certified Journal | Page 2675 11. Balaji Ramakrishna S and colleagues, "CNTFET Based Novel 14t Adder Cell for Low Power Computation" ICTACT Journal on Microelectronics, Volume 03, Issue 03, October 2017. 12. Fazel Sharifi et al., "A Novel Quaternary Full Adder Cell Based on Nanotechnology," Journal of Nanotechnology, vol. I.J. Modern Education and Computer Science, Volume 3, Issues 19-25, 2015. 13. Experimental Design of a Ternary Full Adder Using Pseudo N-type Carbon Nano tube FETs, by Kazi Muhammad Jameel et al. International Research Journal of Engineering and Technology (e-ISSN: 2395-0056) Volume: 2, Issue: 9 | December 2015 14. Seyyed Ashkan Ebrahimi et al., "Low Power CNTFET-based Ternary Full Adder Cell for Nanoelectronics," Journal of Nanoelectronics, vol. ISSN: 2231-2307, Volume-2, Number-2, May 2012 International Journal of Soft Computing and Engineering 15. "A Reversible Ternary Adder for Quantum Computation", Takahiko Satoh et al. Arxiv preprint quant-ph/0511084; to appear. Review Letters, 92(9):097901, 2004 16. Shimaa I. Sayed et al., "A Novel High-speed Adder-Subtractor Design Based on CNFET," Foundation of Computer Science FCS, New York, New York, United States of America, 2004. March 2016 Volume 10 - Number 7 - www.ijais.org 17. Andreas Heregeld and Siegbert Hentschke et al., "Ternary Multiplication Circuits Utilizing Four-Input Adder Cells and Carry Look-Ahead," O-7695-0161-3/99 $10.00 0 1999. IEEE
Baixar agora