Enviar pesquisa
Carregar
Low power sram
•
0 gostou
•
1,428 visualizações
IAEME Publication
Seguir
Tecnologia
Negócios
Denunciar
Compartilhar
Denunciar
Compartilhar
1 de 7
Baixar agora
Baixar para ler offline
Recomendados
Low power vlsi design ppt
Low power vlsi design ppt
Anil Yadav
EC6601 VLSI Design Memory Circuits
EC6601 VLSI Design Memory Circuits
chitrarengasamy
Low power VLSI design
Low power VLSI design
Saravanan Siddhan
SRAM
SRAM
rohitladdu
Low Power Techniques
Low Power Techniques
keshava murali
SRAM Design
SRAM Design
Bharat Biyani
Pass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
Power dissipation cmos
Power dissipation cmos
Rajesh Tiwary
Recomendados
Low power vlsi design ppt
Low power vlsi design ppt
Anil Yadav
EC6601 VLSI Design Memory Circuits
EC6601 VLSI Design Memory Circuits
chitrarengasamy
Low power VLSI design
Low power VLSI design
Saravanan Siddhan
SRAM
SRAM
rohitladdu
Low Power Techniques
Low Power Techniques
keshava murali
SRAM Design
SRAM Design
Bharat Biyani
Pass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
Power dissipation cmos
Power dissipation cmos
Rajesh Tiwary
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
Anil Yadav
Special technique in Low Power VLSI design
Special technique in Low Power VLSI design
shrutishreya14
Low Power VLSI Design
Low Power VLSI Design
Mahesh Dananjaya
Pass Transistor Logic
Pass Transistor Logic
Diwaker Pant
Low power vlsi design
Low power vlsi design
Vinchipsytm Vlsitraining
Rc delay modelling in vlsi
Rc delay modelling in vlsi
Dr. Vishal Sharma
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSI
Duronto riyad
SRAM
SRAM
S. S. Dhakad Dhakad
Semiconductor memories
Semiconductor memories
SambitShreeman
Low Power Design Approach in VLSI
Low Power Design Approach in VLSI
Silicon Mentor
Dynamic logic circuits
Dynamic logic circuits
Kalyan Kumar Kalita
Low Power VLSI Designs
Low Power VLSI Designs
Mahesh Dananjaya
Pipelining approach
Pipelining approach
GopinathD17
12 low power techniques
12 low power techniques
Ramakrishna Kittu
Vlsi power estimation
Vlsi power estimation
Mahesh Dananjaya
Comparator
Comparator
Ramen Dutta
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
Editor IJMTER
chapter-12memory.pptx
chapter-12memory.pptx
RandomGuy90
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
JITENDER -
FPGA
FPGA
subin mathew
Iw2616951698
Iw2616951698
IJERA Editor
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
IJECEIAES
Mais conteúdo relacionado
Mais procurados
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
Anil Yadav
Special technique in Low Power VLSI design
Special technique in Low Power VLSI design
shrutishreya14
Low Power VLSI Design
Low Power VLSI Design
Mahesh Dananjaya
Pass Transistor Logic
Pass Transistor Logic
Diwaker Pant
Low power vlsi design
Low power vlsi design
Vinchipsytm Vlsitraining
Rc delay modelling in vlsi
Rc delay modelling in vlsi
Dr. Vishal Sharma
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSI
Duronto riyad
SRAM
SRAM
S. S. Dhakad Dhakad
Semiconductor memories
Semiconductor memories
SambitShreeman
Low Power Design Approach in VLSI
Low Power Design Approach in VLSI
Silicon Mentor
Dynamic logic circuits
Dynamic logic circuits
Kalyan Kumar Kalita
Low Power VLSI Designs
Low Power VLSI Designs
Mahesh Dananjaya
Pipelining approach
Pipelining approach
GopinathD17
12 low power techniques
12 low power techniques
Ramakrishna Kittu
Vlsi power estimation
Vlsi power estimation
Mahesh Dananjaya
Comparator
Comparator
Ramen Dutta
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
Editor IJMTER
chapter-12memory.pptx
chapter-12memory.pptx
RandomGuy90
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
JITENDER -
FPGA
FPGA
subin mathew
Mais procurados
(20)
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
POWER CONSUMPTION AT CIRCUIT OR LOGIC LEVEL IN CIRCUIT
Special technique in Low Power VLSI design
Special technique in Low Power VLSI design
Low Power VLSI Design
Low Power VLSI Design
Pass Transistor Logic
Pass Transistor Logic
Low power vlsi design
Low power vlsi design
Rc delay modelling in vlsi
Rc delay modelling in vlsi
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSI
SRAM
SRAM
Semiconductor memories
Semiconductor memories
Low Power Design Approach in VLSI
Low Power Design Approach in VLSI
Dynamic logic circuits
Dynamic logic circuits
Low Power VLSI Designs
Low Power VLSI Designs
Pipelining approach
Pipelining approach
12 low power techniques
12 low power techniques
Vlsi power estimation
Vlsi power estimation
Comparator
Comparator
Analysis of Power Dissipation & Low Power VLSI Chip Design
Analysis of Power Dissipation & Low Power VLSI Chip Design
chapter-12memory.pptx
chapter-12memory.pptx
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
FPGA
FPGA
Semelhante a Low power sram
Iw2616951698
Iw2616951698
IJERA Editor
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
IJECEIAES
Calculo de la potencia consumida en una celda SRAM
Calculo de la potencia consumida en una celda SRAM
Jose Angel Mitma Mollisaca
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
iosrjce
Average and Static Power Analysis of a 6T and 7T SRAM Bit-Cell at 180nm, 90nm...
Average and Static Power Analysis of a 6T and 7T SRAM Bit-Cell at 180nm, 90nm...
idescitation
An improvised design implementation of sram
An improvised design implementation of sram
IAEME Publication
An improvised design implementation of sram
An improvised design implementation of sram
IAEME Publication
Tsp cmc 46872
Tsp cmc 46872
RoobanS4
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
IOSR Journals
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
IOSR Journals
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET Journal
Kc2517811784
Kc2517811784
IJERA Editor
Kc2517811784
Kc2517811784
IJERA Editor
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
IJERD Editor
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
Editor IJMTER
IRJET- Low Voltage High Speed 8T SRAM Cell for Ultra-Low Power Applications
IRJET- Low Voltage High Speed 8T SRAM Cell for Ultra-Low Power Applications
IRJET Journal
A new improved mcml logic for dpa resistant circuits
A new improved mcml logic for dpa resistant circuits
VLSICS Design
PERFORMANCE EVALUATION OF DIFFERENT SRAM CELL STRUCTURES AT DIFFERENT TECHNOL...
PERFORMANCE EVALUATION OF DIFFERENT SRAM CELL STRUCTURES AT DIFFERENT TECHNOL...
VLSICS Design
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
cscpconf
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
csandit
Semelhante a Low power sram
(20)
Iw2616951698
Iw2616951698
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Energy optimization of 6T SRAM cell using low-voltage and high-performance in...
Calculo de la potencia consumida en una celda SRAM
Calculo de la potencia consumida en una celda SRAM
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
A Novel Low Power Energy Efficient SRAM Cell With Reduced Power Consumption u...
Average and Static Power Analysis of a 6T and 7T SRAM Bit-Cell at 180nm, 90nm...
Average and Static Power Analysis of a 6T and 7T SRAM Bit-Cell at 180nm, 90nm...
An improvised design implementation of sram
An improvised design implementation of sram
An improvised design implementation of sram
An improvised design implementation of sram
Tsp cmc 46872
Tsp cmc 46872
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
Implementation of an Efficient SRAM for Ultra-Low Voltage Application Based o...
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
IRJET- Modified Low Power Single Bit-Line Static Random-Access Memory Cell Ar...
Kc2517811784
Kc2517811784
Kc2517811784
Kc2517811784
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
FPGA IMPLEMENTATION OF LOW POWER SRAM BASED PROCESSOR IN 8T USING HETTS
IRJET- Low Voltage High Speed 8T SRAM Cell for Ultra-Low Power Applications
IRJET- Low Voltage High Speed 8T SRAM Cell for Ultra-Low Power Applications
A new improved mcml logic for dpa resistant circuits
A new improved mcml logic for dpa resistant circuits
PERFORMANCE EVALUATION OF DIFFERENT SRAM CELL STRUCTURES AT DIFFERENT TECHNOL...
PERFORMANCE EVALUATION OF DIFFERENT SRAM CELL STRUCTURES AT DIFFERENT TECHNOL...
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
ANALYSIS OF CMOS AND MTCMOS CIRCUITS USING 250 NANO METER TECHNOLOGY
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology
Mais de IAEME Publication
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME Publication
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
IAEME Publication
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
IAEME Publication
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
IAEME Publication
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
IAEME Publication
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
IAEME Publication
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
IAEME Publication
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IAEME Publication
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
IAEME Publication
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
IAEME Publication
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICE
IAEME Publication
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
IAEME Publication
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
IAEME Publication
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
IAEME Publication
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
IAEME Publication
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
IAEME Publication
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
IAEME Publication
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
IAEME Publication
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
IAEME Publication
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
IAEME Publication
Mais de IAEME Publication
(20)
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdf
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICE
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
Último
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
DianaGray10
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Drew Madelung
Real Time Object Detection Using Open CV
Real Time Object Detection Using Open CV
Khem
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
Principled Technologies
[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf
hans926745
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
Product Anonymous
What Are The Drone Anti-jamming Systems Technology?
What Are The Drone Anti-jamming Systems Technology?
Antenna Manufacturer Coco
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
ThousandEyes
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
ThousandEyes
GenAI Risks & Security Meetup 01052024.pdf
GenAI Risks & Security Meetup 01052024.pdf
lior mazor
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
apidays
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
Rafal Los
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
Gabriella Davis
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
Anna Loughnan Colquhoun
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed texts
Maria Levchenko
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
wesley chun
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
apidays
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
The Digital Insurer
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
The Digital Insurer
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Miguel Araújo
Último
(20)
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Real Time Object Detection Using Open CV
Real Time Object Detection Using Open CV
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
What Are The Drone Anti-jamming Systems Technology?
What Are The Drone Anti-jamming Systems Technology?
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
GenAI Risks & Security Meetup 01052024.pdf
GenAI Risks & Security Meetup 01052024.pdf
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed texts
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Low power sram
1.
INTERNATIONAL JOURNAL OF
ELECTRONICS AND International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April (2013), © IAEME ISSN 0976 – 6464(Print) ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April, 2013, pp. 257-263 IJECET © IAEME: www.iaeme.com/ijecet.asp Journal Impact Factor (2013): 5.8896 (Calculated by GISI) ©IAEME www.jifactor.com LOW POWER SRAM Sapna1, Prof. B. P. Singh2 1 (M. Tech. Student, Electronics and Communication Engineering, Mody Institute of Technology & Science, Lakhshmangarh (Sikar), India, 2 (H.O.D., Electronics and Communication Engineering, Mody Institute of Technology & Science, Lakhshmangarh (Sikar), India, ABSTRACT Over the years, power requirement reduction in VLSI circuits has undergone tremendous advancement. Low power device design is now a vital field of research on account of increasing demand of portable devices. Sub-threshold operation holds promise for ultra low energy operation in emerging applications. This paper proposes a low power Schmitt Trigger based SRAM cell. Experimental results reveal that proposed design has reduced power consumption and has temperature sustainability. The simulation work has been carried out on Tanner EDA tool at 45nm technology. Keywords: Power consumption, SRAM, Schmitt Trigger, Sub-threshold, Tanner EDA. 1. INTRODUCTION The ongoing demand for reduction in energy consumption has motivated the design of sub-threshold digital circuits, which were shown to be reliable even for complex systems and memories. [1]. Supply voltage scaling has significant impact on the overall power consumption [2]. Aggressive scaling of transistor dimensions with each technology generation has resulted in increased integration density and improved device performance. Increased integration density along with the increased leakage necessities ultra low power operation in the present power constrained design environment. The power requirement for battery operated devices such as cell phones and medical devices are even more stringent [3]. Supply voltage scaling has remained the major focus of low power design. This has resulted in circuits operating at a supply voltage lower than the threshold voltage of a transistor. 257
2.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April (2013), © IAEME Sub-threshold current of a MOSFET device occurs when the gate-to-source voltage (VGS) of a device is lower than its threshold voltage (Vt). The reason for a growing importance of sub- threshold conduction is that the supply voltage has been continually scaled down, both to reduce the dynamic average power consumption of integrated circuits (the power that is consumed when the transistor is switching from an on-state to an off-state, which depends on the square of the supply voltage), and to keep electric fields inside small devices low, to maintain device reliability. [4]. The amount of memory required in a particular system depends on the type of the application. The semiconductor memory is generally classified according to the types of data storage and data access. The read/write memory is commonly called Random Access Memory (RAM) [5]. RAMs are classified into SRAM (Static RAM) and DRAM (Dynamic RAM). SRAM and DRAM hold data but in different ways. DRAM requires the data to be refreshed periodically in order to retain the data. SRAM does not need to be refreshed as the transistors inside would continue to hold the data as long as the power supply is not cut off. The additional circuitry and timing needed to introduce the refresh creates some complications that make DRAM memory slower and less desirable than SRAM. In human terms, memory is an organism's ability to store, retain, and recall information and experiences. Similarly memory refers to physical devices is used to store data on a temporary or permanent basis. Semiconductor memory is capable of storing large quantities of digital information that are essential to all digital system. Read/Write (R/W) memory must permit the modification (writing) of data bits stored in the memory array, as well as their retrieval (reading). 2. EXISTING SRAM CELLS The memory cell is a fundamental element in the design of low power high density SRAMs because a significant portion of the memory’s size is taken by the cell area. The memory chip array contains the memory cells in which the data bits are already stored or in which they are about to be stored. SRAM utilizes a flip-flop mechanism, which uses static latches and these operate in a manner similar to the way in which memory cells work. The electrical feedback ensures that voltage levels are sustained so that the data may retain active indefinitely for as long as power supply continues [5]. 2.1. Existing 6T SRAM Cell The 6T memory cell implementation in its simplest form is shown in Fig. 1 [5]. The cell is made up of two access transistors (M5 and M6) and a latch formed by two cross coupled inverters (M1, M3 and M2, M4). The pass transistors which are connected to two complementary bit lines BL and BLB are controlled by the word line signal WL. They act as transmission gates providing the bidirectional access between the latch and the bit lines. Before the read operation, the voltages at both bit lines get precharged to an equalized potential. When this particular memory cell is selected by asserting signal either BL or BLB will be discharged to the ground terminal via M5 and M6. As a result a small potential 258
3.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April (2013), © IAEME Figure 1: Schematic of existing 6T SRAM cell Difference appears at the bit lines. A sense amplifier detects this potential difference and amplifies it to a full swing signal at the bit lines. During the write operation, the data bit to be written gets transferred to BL whereas its complement gets transferred to BLB. When the cell is selected by WL, the access transistors will store the data bit in a latch formed by two cross coupled inverters. During hold operation, access transistors are turned off and the two cross coupled inverters holds the data as long as the power supply is applied. 2.2. Existing 7T SRAM Cell The 7T SRAM cell uses a novel write mechanism. In this cell, as shown in Fig. 2, the feedback between the two inverters is cut off during the write operation [6]. The write mechanism depends only on one of the two bit lines, which reduces the activity factor of discharging the bit line pair. Figure 2: Schematic of existing 7T SRAM cell 259
4.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April (2013), © IAEME 3. SCHMITT TRIGGER In the previously reported SRAM cell, the basic element for the data storage is a cross coupled inverter pair. Extra transistors are added to decouple the read and write operations. The cross coupled inverter pair of an SRAM cell operating at ultra low supply voltage consumes high power. So to improve the inverter characteristics, Schmitt Trigger configuration is used. 3.1. Existing Schmitt Trigger The existing Schmitt Trigger (ST) circuit consists of three pMOS devices P1, P2, P3 and three nMOS devices N1, N2, N3 as shown in Fig. 3 [1]. ST circuit has two different high-to-low (Vୌ ) and low-to-high (V ) transition threshold voltages. When the threshold voltage of the existing ST circuit is high, input signal goes up to Vୈୈ from ground. In other words, output signal is pulled low as input signal exceeds Vୌ . Similarly, when the threshold voltage of the existing ST circuit is low, input signal goes down to ground fromVୈୈ . In other words, output signal is pulled up as input signal is lower than V [7]. Figure 3: Schematic of existing Schmitt Trigger 3.2. Modified Schmitt Trigger The modified Schmitt Trigger consists of four transistors P1, P2, P3, and N1 unlike the existing ST, shown in Fig. 4 [7]. Thus the area and the leakage current are reduced as the transistors N2 and N3 are removed. 260
5.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April (2013), © IAEME Figure 4: Schematic of modified Schmitt Trigger 4. PROPOSED 11T SRAM CELL For a stable SRAM cell operating at lower supply voltages, power consumption of the cell should be reduced. Therefore a Schmitt Trigger based 11T SRAM cell has been proposed having built in feedback mechanism for reduced power consumption. The proposed 11T SRAM cell requires no architectural change compared to the existing 7T cell architecture except that the cross coupled inverter pair is replaced by the proposed Schmitt Trigger pair as shown in Fig. 5. Transistors M1, M3, M5 and M7 form one ST inverter while transistors M2, M4, M6 and M8 form another ST inverter. M9 and M10 are access transistors. Figure 5: Schematic of proposed 11T SRAM cell 261
6.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April (2013), © IAEME 5. SIMULATION AND ANALYSIS In low power applications area, average power consumption and delay introduced by the device are the main technological aspects to prefer a design over its other counterparts. The existing and the proposed SRAM cells have been simulated using Tanner EDA Tools version 13.0. The cells are tested for power consumption, delay and power-delay product at various temperatures. While working in sub-threshold region the voltage value is taken below the threshold value that is 0.40V at all temperatures. For fair comparison, the aspect ratio of all transistors is taken to be 1. The circuits are compared at 45nm technology. 7.00E-09 Power Consumption (watt) 6.00E-09 5.00E-09 4.00E-09 Existing 6T cell 3.00E-09 Existing 7T cell 2.00E-09 Proposed 11T cell 1.00E-09 0.00E+00 25 35 45 55 65 75 Temperature (°C) Figure 6: Power consumption at various temperatures Power consumption of the proposed cell is remarkably reduced as compared to the existing cells, shown in Fig. 6. Also the power consumption decreases with increase in temperature. The obtained results of delay are shown in Table I. It clearly shows that delay for the proposed cell is less than the existing cells. Table I: Delay at Various Temperatures Temperature Delay (°C) Existing 6T Existing 7T Proposed 11T cell cell cell 25 9.8692e-9 9.8713e-9 9.8693e-9 35 9.8682e-9 9.8703e-9 9.8685e-9 45 9.8672e-9 9.8694e-9 9.8678e-9 55 9.8663e-9 9.8686e-9 9.8671e-9 65 9.8654e-9 9.8678e-9 9.8666e-9 75 9.8646e-9 9.8670e-9 9.8660e-9 262
7.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 2, March – April (2013), © IAEME Table II: PDP at Various Temperatures Temperature PDP (°C) Existing 6T cell Existing 7T cell Proposed 11T cell 25 5.6565e-17 5.4519e-17 2.9605e-17 35 5.6256e-17 5.1785e-17 2.9512e-17 45 5.5433e-17 4.8765e-17 2.9376e-17 55 5.4726e-17 4.5689e-17 2.9152e-17 65 5.3871e-17 4.3316e-17 2.8766e-17 75 5.3564e-17 4.1002e-17 2.8280e-17 The quantitative approach showing the variations of the Power-Delay Product (PDP) at different temperatures is presented in Table II. It depicts that PDP for the proposed cell is much lower than existing cells. Thus the proposed 11T SRAM cell is preferable for low power devices. 6. CONCLUSION As the need of low power consumption and improvement in efficiency in the digital systems is increasing day by day, the demand of low voltage, low power SRAM is escalating. The proposed 11T SRAM cell is compared with the existing 6T and 7T SRAM cells in sub-threshold region. The reason for a growing importance of sub-threshold conduction is that the supply voltage has continually scaled down, to reduce the power consumption. The proposed cell consumes less power and has reduced delay as compared to the existing cells. The tremendous decrease in power-delay product reported in the proposed 11T SRAM cell during the simulation make it better than the existing 6T and 7T SRAM cells. Thus the proposed cell is better viable options for low power and high performance applications. REFERENCES [1] N. Lotze, and Y. Manoli, A 62 mV 0.13 µm CMOS standard-cell-based design technique using Schmitt-trigger Logic, IEEE J. Solid State Circuits, 47(1), 2012, 47-60. [2] J. P. Kulkarni and K. Roy, Ultralow-voltage process-variation-tolerant Schmitt-trigger-based SRAM design, IEEE Trans. Very Large Scale Integration (VLSI) Syst., 20(2), 2012, 319-332. [3] J. P. Kulkarni, K. Kim, and K. Roy, A 160 mV robust Schmitt trigger based subthreshold SRAM, IEEE J. Solid State Circuits, 42(10), 2007, 2303–2313. [4] H. Soeleman, K. Roy, and B. Paul, Robust sub-threshold logic for ultra-low power operation, IEEE Trans. Very Large Scale Integration (VLSI) Syst., 9(1), 2001, 90-99. [5] K. Roy and K.-S. Yeo, Low-voltage, low-power VLSI Subsystems (New Delhi: Tata McGraw-Hill International, 2009). [6] R. Aly, M. Faisal, and A. Bayoumi, Novel 7T SRAM cell for low power cache design, Proc. IEEE SOC Conf., 2005, 171-174. [7] Sapna and B. P. Singh, Low power schmitt trigger in sub-threshold region, International Conf. on Recent Trends in Computing and Communication Engineering, Hamirpur, India, 2013. [8] S. S. Khot, P. W. Wani, M. S. Sutaone and S.K.Bhise, “A Low Power 2.5 V, 5-Bit, 555-Mhz Flash Adc In 0.25µ Digital CMOS”, International Journal of Computer Engineering & Technology (IJCET) Volume 3, Issue 2, pp. 533 - 542 ISSN 0976 – 6367(Print), ISSN 0976 – 6375(Online) Published by IAEME. 263
Baixar agora