SlideShare uma empresa Scribd logo
1 de 16
Processor Organization &
Register Organization
Requirements placed on the processor
 Fetch instruction: The processor reads an instruction from memory
(register ,cache, main memory).
 Interpret instruction: The instruction is decoded to determine what action is
required.
 Fetch data: The execution of an instruction may require reading data from
memory or an I/O module.
 Process data: The execution of an instruction may require performing some
arithmetic or logical operation on data.
 Write data: The results of an execution may require writing data to memory
on I/O module.
Simplified view of processor
Components Of Processor
 The major components of the processor are an arithmetic and logic unit (ALU)
and a control unit (CU).
 The ALU does the actual computation or processing of data.
 The control unit controls the movement of data and instructions into and out of the
processor and controls the operation of the ALU.
 Register consists of a set of storage locations.
Internal Structure Of CPU
Explanation
 The data transfer and logic control paths are indicated, including an element
labeled internal processor bus.
 This element is needed to transfer data between the various registers and the ALU
because the ALU in fact operates only on data in the internal processor memory.
Register Organization
 The register in the processor perform two roles:
1. User-visible register: Enable the machine- or assembly language
programmer to minimize main memory references by optimizing
use of registers.
2. Control and status registers:Used by the control unit to control
the operation of the processor and by privileged, operating system
programs to control the execution of programs.
User-visible Registers
CATEGORIES:-
 General Purpose
 Data
 Address
 Condition Codes
General Purpose
 General Purpose Registers can be assigned to a variety of functions by the
programmer
 Mostly these registers contain the operand for any opcode.
 In some cases these are used for addressing purpose.
Data Registers
 Data Register to hold data and cannot be employed in the calculation of an
operand address
 Eg. Accumulator.
Address Registers
 Address Register they may be devoted to a particular addressing mode
 Segment pointers :a segment register holds the address of the base of the segment
 Index registers :are used for indexed addressing and may be autoindexed.
 Stack Pointer: If there is user-visible stack addressing, then typically there is a
dedicated register that points to the top of the stack.
Condition Codes
 Condition codes are bits set by the processor hardware as the result of
operations.
 Condition codes are bits set by the processor hardware as the result of operation.
CONTROL AND STATUS REGISTERS
Four Essential Registers:
 Program counter (PC): Contains the address of an instruction to be fetched.
 Instruction register (IR): Contains the instruction most recently fetched.
 Memory address register (MAR): Contains the address of a location in
memory.
 Memory buffer register (MBR): Contains a word of data to be written to
memory or the word most recently read.
Program Status Word
 Program status word (PSW) contain status information.
 The PSWtypically contains condition codes plus other status information.
 Sign: Contains the sign bit of the result of the last arithmetic operation.
 Zero: Set when the result is 0.
 Carry: Set if an operation resulted in a carry (addition) into or borrow (subtraction)out of a
high-order bit. Used for multiword arithmetic operations.
 Equal: Set if a logical compare result is equality.
 Overflow: Used to indicate arithmetic overflow.
 Interrupt Enable/Disable: Used to enable or disable interrupts.
 Supervisor: Indicates whether the processor is executing in supervisor or user mode. Certain
privileged instructions can be executed only in supervisor mode, and certain areas of memory
can be accessed only in supervisor mode
Processor organization & register organization

Mais conteúdo relacionado

Mais procurados

instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
Slideshare
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 

Mais procurados (20)

Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
 
INSTRUCTION CYCLE
INSTRUCTION CYCLEINSTRUCTION CYCLE
INSTRUCTION CYCLE
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
Input & Output
Input & OutputInput & Output
Input & Output
 
Micro programmed control
Micro programmed  controlMicro programmed  control
Micro programmed control
 
Interface
InterfaceInterface
Interface
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Basic Computer Organization and Design
Basic  Computer  Organization  and  DesignBasic  Computer  Organization  and  Design
Basic Computer Organization and Design
 
Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unit
 
Pin diagram 8085
Pin diagram 8085 Pin diagram 8085
Pin diagram 8085
 
Stack organization
Stack organizationStack organization
Stack organization
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
Interrupts
InterruptsInterrupts
Interrupts
 
Interrupts
InterruptsInterrupts
Interrupts
 
Computer architecture memory system
Computer architecture memory systemComputer architecture memory system
Computer architecture memory system
 
Modes of transfer
Modes of transferModes of transfer
Modes of transfer
 
Presentation on risc pipeline
Presentation on risc pipelinePresentation on risc pipeline
Presentation on risc pipeline
 

Destaque

Register Organization and Instruction cycle
Register Organization and Instruction cycleRegister Organization and Instruction cycle
Register Organization and Instruction cycle
Muhammad Ameer Mohavia
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
Kumar
 
Madisona Avedian Resume 3-7-2016
Madisona Avedian Resume 3-7-2016Madisona Avedian Resume 3-7-2016
Madisona Avedian Resume 3-7-2016
Madisona Avedian
 
Historia de los navegadores
Historia de los navegadoresHistoria de los navegadores
Historia de los navegadores
jorgeesparza1999
 
Addressing mode
Addressing modeAddressing mode
Addressing mode
ilakkiya
 

Destaque (20)

Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
 
Register Organization and Instruction cycle
Register Organization and Instruction cycleRegister Organization and Instruction cycle
Register Organization and Instruction cycle
 
Parallel processing extra
Parallel processing extraParallel processing extra
Parallel processing extra
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
2-bit comparator
2-bit comparator2-bit comparator
2-bit comparator
 
Basic computer organization
Basic computer organizationBasic computer organization
Basic computer organization
 
Basic MIPS implementation
Basic MIPS implementationBasic MIPS implementation
Basic MIPS implementation
 
Madisona Avedian Resume 3-7-2016
Madisona Avedian Resume 3-7-2016Madisona Avedian Resume 3-7-2016
Madisona Avedian Resume 3-7-2016
 
Leticia, Inc.: Awards & Distinctions
Leticia, Inc.:  Awards & DistinctionsLeticia, Inc.:  Awards & Distinctions
Leticia, Inc.: Awards & Distinctions
 
CIRUGÍA ORTOGNÁTICA - RINOPLASTÍA
CIRUGÍA ORTOGNÁTICA - RINOPLASTÍACIRUGÍA ORTOGNÁTICA - RINOPLASTÍA
CIRUGÍA ORTOGNÁTICA - RINOPLASTÍA
 
Historia de los navegadores
Historia de los navegadoresHistoria de los navegadores
Historia de los navegadores
 
STACK
STACKSTACK
STACK
 
Management by objective
Management by objectiveManagement by objective
Management by objective
 
Obligaciones
ObligacionesObligaciones
Obligaciones
 
Sergio Mora 1
Sergio Mora 1Sergio Mora 1
Sergio Mora 1
 
Acc logic
Acc logicAcc logic
Acc logic
 
ONA 2015 – Can You Have Their Attention Please?
ONA 2015 – Can You Have Their Attention Please?ONA 2015 – Can You Have Their Attention Please?
ONA 2015 – Can You Have Their Attention Please?
 
Presentación meninges lcf- barrera hemapoencefalica
Presentación meninges  lcf- barrera hemapoencefalicaPresentación meninges  lcf- barrera hemapoencefalica
Presentación meninges lcf- barrera hemapoencefalica
 
Addressing mode
Addressing modeAddressing mode
Addressing mode
 

Semelhante a Processor organization & register organization

the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1
Basel Mansour
 
Registers.pptxmjgfdgjbgghjghjjfyujgftujbvf
Registers.pptxmjgfdgjbgghjghjjfyujgftujbvfRegisters.pptxmjgfdgjbgghjghjjfyujgftujbvf
Registers.pptxmjgfdgjbgghjghjjfyujgftujbvf
kashafishfaq21
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
Mahesh Kumar Attri
 

Semelhante a Processor organization & register organization (20)

Chapter 8
Chapter 8Chapter 8
Chapter 8
 
the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1the-cpu-design-central-processing-unit-design-1
the-cpu-design-central-processing-unit-design-1
 
Various type of register
Various type of registerVarious type of register
Various type of register
 
Registers.pptxmjgfdgjbgghjghjjfyujgftujbvf
Registers.pptxmjgfdgjbgghjghjjfyujgftujbvfRegisters.pptxmjgfdgjbgghjghjjfyujgftujbvf
Registers.pptxmjgfdgjbgghjghjjfyujgftujbvf
 
What is CPU Register? Type of CPU Register.
What is CPU Register? Type of CPU Register.What is CPU Register? Type of CPU Register.
What is CPU Register? Type of CPU Register.
 
Presentation1
Presentation1Presentation1
Presentation1
 
Cpu
CpuCpu
Cpu
 
16bit RISC Processor
16bit RISC Processor16bit RISC Processor
16bit RISC Processor
 
CPU and its execution of instruction
CPU and its execution of instructionCPU and its execution of instruction
CPU and its execution of instruction
 
CSA PPT UNIT 1.pptx
CSA PPT UNIT 1.pptxCSA PPT UNIT 1.pptx
CSA PPT UNIT 1.pptx
 
The Basic Organization of Computers
The Basic Organization of ComputersThe Basic Organization of Computers
The Basic Organization of Computers
 
cpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdfcpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdf
 
Addressing modes (detailed data path)
Addressing modes (detailed data path)Addressing modes (detailed data path)
Addressing modes (detailed data path)
 
03. top level view of computer function & interconnection
03. top level view of computer function & interconnection03. top level view of computer function & interconnection
03. top level view of computer function & interconnection
 
Cpu organisation
Cpu organisationCpu organisation
Cpu organisation
 
Computer Organization and architecture
Computer Organization and architectureComputer Organization and architecture
Computer Organization and architecture
 
Register
RegisterRegister
Register
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
Introduction to-microprocessor
Introduction to-microprocessorIntroduction to-microprocessor
Introduction to-microprocessor
 
8085 microprocessor
8085 microprocessor8085 microprocessor
8085 microprocessor
 

Mais de Ghanshyam Patel (6)

SSL And TLS
SSL And TLS SSL And TLS
SSL And TLS
 
Bootstrap [part 2]
Bootstrap [part 2]Bootstrap [part 2]
Bootstrap [part 2]
 
Bootstrap [part 1]
Bootstrap [part 1]Bootstrap [part 1]
Bootstrap [part 1]
 
Global management
Global managementGlobal management
Global management
 
Overpopulation in india
Overpopulation in indiaOverpopulation in india
Overpopulation in india
 
Fundamentals of Business Communication
Fundamentals of Business CommunicationFundamentals of Business Communication
Fundamentals of Business Communication
 

Último

Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...
Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...
Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...
ZurliaSoop
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
heathfieldcps1
 
Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptx
negromaestrong
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
kauryashika82
 

Último (20)

Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...
Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...
Jual Obat Aborsi Hongkong ( Asli No.1 ) 085657271886 Obat Penggugur Kandungan...
 
Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docx
 
Key note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfKey note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdf
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibit
 
Introduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The BasicsIntroduction to Nonprofit Accounting: The Basics
Introduction to Nonprofit Accounting: The Basics
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
How to Manage Global Discount in Odoo 17 POS
How to Manage Global Discount in Odoo 17 POSHow to Manage Global Discount in Odoo 17 POS
How to Manage Global Discount in Odoo 17 POS
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
ICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptxICT Role in 21st Century Education & its Challenges.pptx
ICT Role in 21st Century Education & its Challenges.pptx
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docx
 
Dyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptxDyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptx
 
Seal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptxSeal of Good Local Governance (SGLG) 2024Final.pptx
Seal of Good Local Governance (SGLG) 2024Final.pptx
 
PROCESS RECORDING FORMAT.docx
PROCESS      RECORDING        FORMAT.docxPROCESS      RECORDING        FORMAT.docx
PROCESS RECORDING FORMAT.docx
 
How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17How to Give a Domain for a Field in Odoo 17
How to Give a Domain for a Field in Odoo 17
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Food safety_Challenges food safety laboratories_.pdf
Food safety_Challenges food safety laboratories_.pdfFood safety_Challenges food safety laboratories_.pdf
Food safety_Challenges food safety laboratories_.pdf
 

Processor organization & register organization

  • 2. Requirements placed on the processor  Fetch instruction: The processor reads an instruction from memory (register ,cache, main memory).  Interpret instruction: The instruction is decoded to determine what action is required.  Fetch data: The execution of an instruction may require reading data from memory or an I/O module.  Process data: The execution of an instruction may require performing some arithmetic or logical operation on data.  Write data: The results of an execution may require writing data to memory on I/O module.
  • 3. Simplified view of processor
  • 4. Components Of Processor  The major components of the processor are an arithmetic and logic unit (ALU) and a control unit (CU).  The ALU does the actual computation or processing of data.  The control unit controls the movement of data and instructions into and out of the processor and controls the operation of the ALU.  Register consists of a set of storage locations.
  • 6. Explanation  The data transfer and logic control paths are indicated, including an element labeled internal processor bus.  This element is needed to transfer data between the various registers and the ALU because the ALU in fact operates only on data in the internal processor memory.
  • 8.  The register in the processor perform two roles: 1. User-visible register: Enable the machine- or assembly language programmer to minimize main memory references by optimizing use of registers. 2. Control and status registers:Used by the control unit to control the operation of the processor and by privileged, operating system programs to control the execution of programs.
  • 9. User-visible Registers CATEGORIES:-  General Purpose  Data  Address  Condition Codes
  • 10. General Purpose  General Purpose Registers can be assigned to a variety of functions by the programmer  Mostly these registers contain the operand for any opcode.  In some cases these are used for addressing purpose.
  • 11. Data Registers  Data Register to hold data and cannot be employed in the calculation of an operand address  Eg. Accumulator.
  • 12. Address Registers  Address Register they may be devoted to a particular addressing mode  Segment pointers :a segment register holds the address of the base of the segment  Index registers :are used for indexed addressing and may be autoindexed.  Stack Pointer: If there is user-visible stack addressing, then typically there is a dedicated register that points to the top of the stack.
  • 13. Condition Codes  Condition codes are bits set by the processor hardware as the result of operations.  Condition codes are bits set by the processor hardware as the result of operation.
  • 14. CONTROL AND STATUS REGISTERS Four Essential Registers:  Program counter (PC): Contains the address of an instruction to be fetched.  Instruction register (IR): Contains the instruction most recently fetched.  Memory address register (MAR): Contains the address of a location in memory.  Memory buffer register (MBR): Contains a word of data to be written to memory or the word most recently read.
  • 15. Program Status Word  Program status word (PSW) contain status information.  The PSWtypically contains condition codes plus other status information.  Sign: Contains the sign bit of the result of the last arithmetic operation.  Zero: Set when the result is 0.  Carry: Set if an operation resulted in a carry (addition) into or borrow (subtraction)out of a high-order bit. Used for multiword arithmetic operations.  Equal: Set if a logical compare result is equality.  Overflow: Used to indicate arithmetic overflow.  Interrupt Enable/Disable: Used to enable or disable interrupts.  Supervisor: Indicates whether the processor is executing in supervisor or user mode. Certain privileged instructions can be executed only in supervisor mode, and certain areas of memory can be accessed only in supervisor mode