SlideShare uma empresa Scribd logo
1 de 26
The Effect of Substrate-Coupled Noise  on the Design of SiGe BICMOS Circuits  for RF/Mixed-Signal Applications ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 1
SC913 EE Design Project:  Substrate Noise Characterization Test Site for SiGe BICMOS ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 2
Students Participating on SC913 Project ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 3
IBM PRML Magnetic Recording Channel IC ,[object Object],[object Object],[object Object],[object Object],Verghese, Schmerbeck, and Allstot, “Simulation Techniques and Solutions For Mixed-Signal Coupling in Integrated Circuits”, Kluwer, 1995 Also, Verghese’ PhD Thesis, CMU, 1995  R. W. Knepper BBTalk, slide 4 ,[object Object],[object Object],[object Object]
IBM PRML Magnetic Recording Channel IC ,[object Object],[object Object],[object Object],Verghese, Schmerbeck, and Allstot, “Simulation Techniques and Solutions For Mixed-Signal Coupling in Integrated Circuits”, Kluwer, 1995 Also, Verghese’ PhD Thesis, CMU, 1995  R. W. Knepper BBTalk, slide 5
Texas Instruments A/D Converter TVP5700 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 6 TVP5700 – Triple 8-bit Video analog-to-Digital Converter,  Product Review, Texas Instruments Inc., April 1994. Also, Nishath Verghese’ PhD Thesis, CMU, 1995
Texas Instruments A/D Converter TVP5700 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],TVP5700 – Triple 8-bit Video analog-to-Digital Converter,  Product Review, Texas Instruments Inc., April 1994. Also, Nishath Verghese’ PhD Thesis, CMU, 1995  R. W. Knepper BBTalk, slide 7
Verghese PhD Thesis (CMU – August 1995) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],Nishath Verghese’ PhD Thesis, CMU, 1995  R. W. Knepper BBTalk, slide 8
Comparison of Device Medici Simulation with Circuit SPICE Mesh Simulation:  P+ Substrate ,[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 9 Nishath Verghese PhD Thesis, CMU, 1995
Comparison of Device Medici Simulation with Circuit SPICE Mesh Simulation:  P- Substrate ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 10 Nishath Verghese PhD Thesis, CMU, 1995
Discussions with IBM Engineer Robert Barry ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 11
Substrate Modeling Vendor Code (SeismIC) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],“ Preventing a NoiseQuake”,  IEEE Circuits and Devices  Magazine, Ponnapalli, Verghese,  Chu, and Coram, Nov. 2001 R. W. Knepper BBTalk, slide 12
R. W. Knepper BBTalk, slide 13 “ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”,  Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002
IBM SiGe Technology Comparison “ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”,  Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002  R. W. Knepper BBTalk, slide 14
6HP SiGe Process:  Base-after-Gate Integration ,[object Object],[object Object],[object Object],[object Object],[object Object],“ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”,  Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002  R. W. Knepper BBTalk, slide 15
IBM 0.18um SiGe NPN Vertical Cross-section ,[object Object],[object Object],[object Object],[object Object],[object Object],“ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”,  Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002  R. W. Knepper BBTalk, slide 16
HBT Performance Trend - f T ,[object Object],“ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”,  Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002  R. W. Knepper BBTalk, slide 17
HBT Performance Trend - f max ,[object Object],“ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”,  Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002  R. W. Knepper BBTalk, slide 18
IBM SiGe NPN Operating Voltage ,[object Object],[object Object],[object Object],[object Object],“ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”,  Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002  R. W. Knepper BBTalk, slide 19
6HP BICMOS Models and Layout Design Rules ,[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 20
Circuit Design in Cadence SpectreRF ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 21
Noise Characterization Test Site Preliminary Floorplan ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 22
Progress To Date ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 23
Progress To Date (continued) ,[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 24 Chien-Chih Huang, Raman Mathur
SC500:  RF/Analog IC Design Fundamentals ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 25
SC500 RF/Analog IC Design Fundamentals ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],R. W. Knepper BBTalk, slide 26

Mais conteúdo relacionado

Mais procurados

Lect2 up400 (100329)
Lect2 up400 (100329)Lect2 up400 (100329)
Lect2 up400 (100329)
aicdesign
 

Mais procurados (11)

Photonic chip-based RF spectrum analyzer
Photonic chip-based RF spectrum analyzerPhotonic chip-based RF spectrum analyzer
Photonic chip-based RF spectrum analyzer
 
Lect2 up400 (100329)
Lect2 up400 (100329)Lect2 up400 (100329)
Lect2 up400 (100329)
 
A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...
A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...
A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...
 
D010522934
D010522934D010522934
D010522934
 
LnA Design_group5
LnA Design_group5LnA Design_group5
LnA Design_group5
 
FinalReport
FinalReportFinalReport
FinalReport
 
FPGA Implementation of ADPLL with Ripple Reduction Techniques
FPGA Implementation of ADPLL with Ripple Reduction TechniquesFPGA Implementation of ADPLL with Ripple Reduction Techniques
FPGA Implementation of ADPLL with Ripple Reduction Techniques
 
isscc2017 28_7
isscc2017 28_7isscc2017 28_7
isscc2017 28_7
 
Noise and Bandwidth Consideration in Designing Op-Amp Based Transimpedance Am...
Noise and Bandwidth Consideration in Designing Op-Amp Based Transimpedance Am...Noise and Bandwidth Consideration in Designing Op-Amp Based Transimpedance Am...
Noise and Bandwidth Consideration in Designing Op-Amp Based Transimpedance Am...
 
A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...
A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...
A Methodology for Deriving VoIP Equipment Impairment Factors for a Mixed NB/W...
 
A novel method for mounting gunn diode in active slot ring
A novel method for mounting gunn diode in active slot ringA novel method for mounting gunn diode in active slot ring
A novel method for mounting gunn diode in active slot ring
 

Semelhante a Brownbag Talk 061902

Resume analog
Resume analogResume analog
Resume analog
tarora1
 
Resume analog
Resume analogResume analog
Resume analog
tarora1
 
An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...
An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...
An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...
IJECEIAES
 
Nath2021_Article_DesignOfLowPowerPreamplifierIC.pdf
Nath2021_Article_DesignOfLowPowerPreamplifierIC.pdfNath2021_Article_DesignOfLowPowerPreamplifierIC.pdf
Nath2021_Article_DesignOfLowPowerPreamplifierIC.pdf
Chikkapriyanka
 
FYP 4th presentation
FYP 4th presentationFYP 4th presentation
FYP 4th presentation
Haroon Ahmed
 
1.9 GHz Low Noise Amplifier
1.9 GHz Low Noise Amplifier1.9 GHz Low Noise Amplifier
1.9 GHz Low Noise Amplifier
Xavier Edokpa
 

Semelhante a Brownbag Talk 061902 (20)

Digital Wave Formulation of Quasi-Static Partial Element Equivalent Circuit M...
Digital Wave Formulation of Quasi-Static Partial Element Equivalent Circuit M...Digital Wave Formulation of Quasi-Static Partial Element Equivalent Circuit M...
Digital Wave Formulation of Quasi-Static Partial Element Equivalent Circuit M...
 
DIGITAL WAVE FORMULATION OF PEEC METHOD (SLIDES)
DIGITAL WAVE FORMULATION OF PEEC METHOD (SLIDES)DIGITAL WAVE FORMULATION OF PEEC METHOD (SLIDES)
DIGITAL WAVE FORMULATION OF PEEC METHOD (SLIDES)
 
Circuit Board Layout Techniques - www.circuitsinc.tk
Circuit Board Layout Techniques - www.circuitsinc.tkCircuit Board Layout Techniques - www.circuitsinc.tk
Circuit Board Layout Techniques - www.circuitsinc.tk
 
Resume analog
Resume analogResume analog
Resume analog
 
Resume analog
Resume analogResume analog
Resume analog
 
An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...
An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...
An efficient design of 45-nm CMOS low-noise charge sensitive amplifier for wi...
 
Nath2021_Article_DesignOfLowPowerPreamplifierIC.pdf
Nath2021_Article_DesignOfLowPowerPreamplifierIC.pdfNath2021_Article_DesignOfLowPowerPreamplifierIC.pdf
Nath2021_Article_DesignOfLowPowerPreamplifierIC.pdf
 
Kg3418451855
Kg3418451855Kg3418451855
Kg3418451855
 
Open Source SDR Frontend and Measurements for 60-GHz Wireless Experimentation
Open Source SDR Frontend and Measurements for 60-GHz Wireless ExperimentationOpen Source SDR Frontend and Measurements for 60-GHz Wireless Experimentation
Open Source SDR Frontend and Measurements for 60-GHz Wireless Experimentation
 
1ICRASE-48
1ICRASE-481ICRASE-48
1ICRASE-48
 
Fundamentals of emi & emc and its industrial growth in commercial market
Fundamentals of emi & emc and  its industrial growth in commercial market Fundamentals of emi & emc and  its industrial growth in commercial market
Fundamentals of emi & emc and its industrial growth in commercial market
 
FYP 4th presentation
FYP 4th presentationFYP 4th presentation
FYP 4th presentation
 
High Speed Edge Card Transitions
High Speed Edge Card TransitionsHigh Speed Edge Card Transitions
High Speed Edge Card Transitions
 
Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications
Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications
Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications
 
Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications
Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications
Noise Characterization in InAlAs/InGaAs/InP pHEMTs for Low Noise Applications
 
1.9 GHz Low Noise Amplifier
1.9 GHz Low Noise Amplifier1.9 GHz Low Noise Amplifier
1.9 GHz Low Noise Amplifier
 
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
 
res9b
res9bres9b
res9b
 
Iaem
IaemIaem
Iaem
 
Fundamentals of EMI-EMC and its industrial growth in commercial market
Fundamentals of EMI-EMC and  its industrial growth in commercial market Fundamentals of EMI-EMC and  its industrial growth in commercial market
Fundamentals of EMI-EMC and its industrial growth in commercial market
 

Brownbag Talk 061902

  • 1.
  • 2.
  • 3.
  • 4.
  • 5.
  • 6.
  • 7.
  • 8.
  • 9.
  • 10.
  • 11.
  • 12.
  • 13. R. W. Knepper BBTalk, slide 13 “ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”, Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002
  • 14. IBM SiGe Technology Comparison “ 0.13 um 210 GHz Ft SiGe HBTs – Expanding the Horizons of SiGe BICMOS”, Joseph, et al, IBM, IEEE ISSCC, Paper 11.1, Feb. 2002 R. W. Knepper BBTalk, slide 14
  • 15.
  • 16.
  • 17.
  • 18.
  • 19.
  • 20.
  • 21.
  • 22.
  • 23.
  • 24.
  • 25.
  • 26.