SlideShare uma empresa Scribd logo
1 de 10
Digital Logic Circuits
By :
Tamsil Shamsi
Half Adder
Logic Diagram
Truth Table
A half adder adds two one-bit binary
numbers A and B. It has two outputs, S
and C.
The simplest half-adder design, pictured
on the right, incorporates an XOR gate
for S and an AND gate for C. Half
adders cannot be used compositely,
given their incapacity for a carry-in bit.
Full Adder
A full adder adds binary numbers and
accounts for values carried in as well
as out. A one-bit full adder adds three
one-bit numbers, often written as A, B,
and Cin; A and B are the operands, and
Cin is a bit carried in.
A full adder can be constructed from
two half adders by connecting A and B
to the input of one half adder,
connecting the sum from that to an
input to the second adder, connecting
Cin to the other input and OR the two
carry outputs
Logic Diagram
Truth Table
SR Flip-Flop
Graphic Symbol
Truth Table
A SR flip-flop has three
inputs, S (for set), R (for
reset) and C (for clock). It
has an output Q.
The undefined condition
makes the SR flip-flop
difficult to manage and
therefore it is seldom used
in practice.
D Flip-Flop
Graphic Symbol
Truth Table
The D flip-flop is a slight
modification of the SR flip-
flop by inserting an inverter
between S and R and assigning
the symbol D to the single
input.
If D=1, the output goes to the
state 1, and if D=0, the output
of the flip flop goes to the 0
state.
JK Flip-Flop
Graphic Symbol
Truth Table
Inputs J and K behave like
inputs S and R. When inputs J
and K are both equal to 1, a
clock transition switches the
output of the flip-flop to their
complement state.
T Flip-Flop
Truth Table
Graphic Symbol
The T flip-flop is obtained
from a JK flip-flop when
inputs J and K are connected
to provide a single input
designated by T.
The flip-flop thus has only
two conditions.
Excitation Tables
During the design of
circuits, we need a table
that lists the required input
combinations for a given
change of state. Such table
is called a flip flop
excitation table.
Sequential Circuits
• A sequential circuit
is an interconnection
of flip-flops and
gates.
Example of a Sequential Circuit
Ax
Bx
Ax+Bx
A’x
x’
A+B (A+B).x
A=Ax+Bx, B=A’x
y=(A+B).x
State Table
Sequential Circuits
• A sequential circuit
is an interconnection
of flip-flops and
gates.
Example of a Sequential Circuit
Ax
Bx
Ax+Bx
A’x
x’
A+B (A+B).x
A=Ax+Bx, B=A’x
y=(A+B).x
State Table

Mais conteúdo relacionado

Mais procurados

BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)
DHANESHRKNAIR01
 
COMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPSCOMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPS
Starlee Lathong
 

Mais procurados (20)

Flip flops, counters & registers
Flip flops, counters & registersFlip flops, counters & registers
Flip flops, counters & registers
 
Flipflop
FlipflopFlipflop
Flipflop
 
Computer Oragnization Flipflops
Computer Oragnization FlipflopsComputer Oragnization Flipflops
Computer Oragnization Flipflops
 
Introduction to Sequential circuits and flip flops
Introduction to Sequential circuits and flip flops Introduction to Sequential circuits and flip flops
Introduction to Sequential circuits and flip flops
 
Memory elements
Memory elementsMemory elements
Memory elements
 
state diagrams of flip flops
 state diagrams of flip flops state diagrams of flip flops
state diagrams of flip flops
 
Types of flip flops ppt
Types of flip flops pptTypes of flip flops ppt
Types of flip flops ppt
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
 
B sc cs i bo-de u-iv sequential circuit
B sc cs i bo-de u-iv sequential circuitB sc cs i bo-de u-iv sequential circuit
B sc cs i bo-de u-iv sequential circuit
 
J - K & MASTERSLAVE FLIPFLOPS
J - K & MASTERSLAVE FLIPFLOPSJ - K & MASTERSLAVE FLIPFLOPS
J - K & MASTERSLAVE FLIPFLOPS
 
Sequential circuit
Sequential circuitSequential circuit
Sequential circuit
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1
 
Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
 
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
SEQUENTIAL CIRCUITS [Flip-flops and Latches]SEQUENTIAL CIRCUITS [Flip-flops and Latches]
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
 
BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)BE PPT (FLIP FLOPS)
BE PPT (FLIP FLOPS)
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-FlopsFYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
 
Sequential circuit-Digital Electronics
Sequential circuit-Digital ElectronicsSequential circuit-Digital Electronics
Sequential circuit-Digital Electronics
 
COMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPSCOMBINATIONAL CIRCUITS & FLIP FLOPS
COMBINATIONAL CIRCUITS & FLIP FLOPS
 
Sr Latch or Flip Flop
Sr Latch or Flip FlopSr Latch or Flip Flop
Sr Latch or Flip Flop
 
JK flip flops
JK flip flopsJK flip flops
JK flip flops
 

Semelhante a Digital logic circuit

Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptxSequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
AhmedAlAfandi5
 
combinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Addercombinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Adder
aniqa56
 

Semelhante a Digital logic circuit (20)

Introduction
IntroductionIntroduction
Introduction
 
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptxSequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
Sequential Circuitsdddddddddddddddddsssssssssss-ppt.pptx
 
Sequential Circuits-ppt_2.pdf
Sequential Circuits-ppt_2.pdfSequential Circuits-ppt_2.pdf
Sequential Circuits-ppt_2.pdf
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptx
 
Combinational circuit.pptx
Combinational circuit.pptxCombinational circuit.pptx
Combinational circuit.pptx
 
Sequential logic circuit
Sequential logic circuitSequential logic circuit
Sequential logic circuit
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 
Digital Electronics R-S, J-K flip flop etc.pptx
Digital Electronics R-S, J-K  flip flop etc.pptxDigital Electronics R-S, J-K  flip flop etc.pptx
Digital Electronics R-S, J-K flip flop etc.pptx
 
A Nutshell On Convolutional Codes (Representations)
A Nutshell On Convolutional Codes (Representations)A Nutshell On Convolutional Codes (Representations)
A Nutshell On Convolutional Codes (Representations)
 
3,EEng k-map.pdf
3,EEng k-map.pdf3,EEng k-map.pdf
3,EEng k-map.pdf
 
flip flop 13.ppt
flip flop 13.pptflip flop 13.ppt
flip flop 13.ppt
 
15CS32 ADE Module 4
15CS32 ADE Module 415CS32 ADE Module 4
15CS32 ADE Module 4
 
D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
 
ELN Presentation Add more information to your upload.pptx
ELN Presentation Add more information to your upload.pptxELN Presentation Add more information to your upload.pptx
ELN Presentation Add more information to your upload.pptx
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
 
M sharjeel mughal
M sharjeel mughalM sharjeel mughal
M sharjeel mughal
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
 
What are Flip Flops and Its types.
What are Flip Flops and Its types.What are Flip Flops and Its types.
What are Flip Flops and Its types.
 
combinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Addercombinational circuit-Half Adder ,full Adder
combinational circuit-Half Adder ,full Adder
 
Half & Full Adder
Half &  Full AdderHalf &  Full Adder
Half & Full Adder
 

Último

SPLICE Working Group: Reusable Code Examples
SPLICE Working Group:Reusable Code ExamplesSPLICE Working Group:Reusable Code Examples
SPLICE Working Group: Reusable Code Examples
Peter Brusilovsky
 

Último (20)

PSYPACT- Practicing Over State Lines May 2024.pptx
PSYPACT- Practicing Over State Lines May 2024.pptxPSYPACT- Practicing Over State Lines May 2024.pptx
PSYPACT- Practicing Over State Lines May 2024.pptx
 
The Story of Village Palampur Class 9 Free Study Material PDF
The Story of Village Palampur Class 9 Free Study Material PDFThe Story of Village Palampur Class 9 Free Study Material PDF
The Story of Village Palampur Class 9 Free Study Material PDF
 
e-Sealing at EADTU by Kamakshi Rajagopal
e-Sealing at EADTU by Kamakshi Rajagopale-Sealing at EADTU by Kamakshi Rajagopal
e-Sealing at EADTU by Kamakshi Rajagopal
 
UChicago CMSC 23320 - The Best Commit Messages of 2024
UChicago CMSC 23320 - The Best Commit Messages of 2024UChicago CMSC 23320 - The Best Commit Messages of 2024
UChicago CMSC 23320 - The Best Commit Messages of 2024
 
Major project report on Tata Motors and its marketing strategies
Major project report on Tata Motors and its marketing strategiesMajor project report on Tata Motors and its marketing strategies
Major project report on Tata Motors and its marketing strategies
 
An Overview of the Odoo 17 Knowledge App
An Overview of the Odoo 17 Knowledge AppAn Overview of the Odoo 17 Knowledge App
An Overview of the Odoo 17 Knowledge App
 
Spring gala 2024 photo slideshow - Celebrating School-Community Partnerships
Spring gala 2024 photo slideshow - Celebrating School-Community PartnershipsSpring gala 2024 photo slideshow - Celebrating School-Community Partnerships
Spring gala 2024 photo slideshow - Celebrating School-Community Partnerships
 
male presentation...pdf.................
male presentation...pdf.................male presentation...pdf.................
male presentation...pdf.................
 
TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...
TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...
TỔNG HỢP HƠN 100 ĐỀ THI THỬ TỐT NGHIỆP THPT TOÁN 2024 - TỪ CÁC TRƯỜNG, TRƯỜNG...
 
Đề tieng anh thpt 2024 danh cho cac ban hoc sinh
Đề tieng anh thpt 2024 danh cho cac ban hoc sinhĐề tieng anh thpt 2024 danh cho cac ban hoc sinh
Đề tieng anh thpt 2024 danh cho cac ban hoc sinh
 
Including Mental Health Support in Project Delivery, 14 May.pdf
Including Mental Health Support in Project Delivery, 14 May.pdfIncluding Mental Health Support in Project Delivery, 14 May.pdf
Including Mental Health Support in Project Delivery, 14 May.pdf
 
ANTI PARKISON DRUGS.pptx
ANTI         PARKISON          DRUGS.pptxANTI         PARKISON          DRUGS.pptx
ANTI PARKISON DRUGS.pptx
 
BỘ LUYỆN NGHE TIẾNG ANH 8 GLOBAL SUCCESS CẢ NĂM (GỒM 12 UNITS, MỖI UNIT GỒM 3...
BỘ LUYỆN NGHE TIẾNG ANH 8 GLOBAL SUCCESS CẢ NĂM (GỒM 12 UNITS, MỖI UNIT GỒM 3...BỘ LUYỆN NGHE TIẾNG ANH 8 GLOBAL SUCCESS CẢ NĂM (GỒM 12 UNITS, MỖI UNIT GỒM 3...
BỘ LUYỆN NGHE TIẾNG ANH 8 GLOBAL SUCCESS CẢ NĂM (GỒM 12 UNITS, MỖI UNIT GỒM 3...
 
SPLICE Working Group: Reusable Code Examples
SPLICE Working Group:Reusable Code ExamplesSPLICE Working Group:Reusable Code Examples
SPLICE Working Group: Reusable Code Examples
 
Book Review of Run For Your Life Powerpoint
Book Review of Run For Your Life PowerpointBook Review of Run For Your Life Powerpoint
Book Review of Run For Your Life Powerpoint
 
How to Send Pro Forma Invoice to Your Customers in Odoo 17
How to Send Pro Forma Invoice to Your Customers in Odoo 17How to Send Pro Forma Invoice to Your Customers in Odoo 17
How to Send Pro Forma Invoice to Your Customers in Odoo 17
 
Improved Approval Flow in Odoo 17 Studio App
Improved Approval Flow in Odoo 17 Studio AppImproved Approval Flow in Odoo 17 Studio App
Improved Approval Flow in Odoo 17 Studio App
 
demyelinated disorder: multiple sclerosis.pptx
demyelinated disorder: multiple sclerosis.pptxdemyelinated disorder: multiple sclerosis.pptx
demyelinated disorder: multiple sclerosis.pptx
 
The Liver & Gallbladder (Anatomy & Physiology).pptx
The Liver &  Gallbladder (Anatomy & Physiology).pptxThe Liver &  Gallbladder (Anatomy & Physiology).pptx
The Liver & Gallbladder (Anatomy & Physiology).pptx
 
Graduate Outcomes Presentation Slides - English (v3).pptx
Graduate Outcomes Presentation Slides - English (v3).pptxGraduate Outcomes Presentation Slides - English (v3).pptx
Graduate Outcomes Presentation Slides - English (v3).pptx
 

Digital logic circuit

  • 1. Digital Logic Circuits By : Tamsil Shamsi
  • 2. Half Adder Logic Diagram Truth Table A half adder adds two one-bit binary numbers A and B. It has two outputs, S and C. The simplest half-adder design, pictured on the right, incorporates an XOR gate for S and an AND gate for C. Half adders cannot be used compositely, given their incapacity for a carry-in bit.
  • 3. Full Adder A full adder adds binary numbers and accounts for values carried in as well as out. A one-bit full adder adds three one-bit numbers, often written as A, B, and Cin; A and B are the operands, and Cin is a bit carried in. A full adder can be constructed from two half adders by connecting A and B to the input of one half adder, connecting the sum from that to an input to the second adder, connecting Cin to the other input and OR the two carry outputs Logic Diagram Truth Table
  • 4. SR Flip-Flop Graphic Symbol Truth Table A SR flip-flop has three inputs, S (for set), R (for reset) and C (for clock). It has an output Q. The undefined condition makes the SR flip-flop difficult to manage and therefore it is seldom used in practice.
  • 5. D Flip-Flop Graphic Symbol Truth Table The D flip-flop is a slight modification of the SR flip- flop by inserting an inverter between S and R and assigning the symbol D to the single input. If D=1, the output goes to the state 1, and if D=0, the output of the flip flop goes to the 0 state.
  • 6. JK Flip-Flop Graphic Symbol Truth Table Inputs J and K behave like inputs S and R. When inputs J and K are both equal to 1, a clock transition switches the output of the flip-flop to their complement state.
  • 7. T Flip-Flop Truth Table Graphic Symbol The T flip-flop is obtained from a JK flip-flop when inputs J and K are connected to provide a single input designated by T. The flip-flop thus has only two conditions.
  • 8. Excitation Tables During the design of circuits, we need a table that lists the required input combinations for a given change of state. Such table is called a flip flop excitation table.
  • 9. Sequential Circuits • A sequential circuit is an interconnection of flip-flops and gates. Example of a Sequential Circuit Ax Bx Ax+Bx A’x x’ A+B (A+B).x A=Ax+Bx, B=A’x y=(A+B).x State Table
  • 10. Sequential Circuits • A sequential circuit is an interconnection of flip-flops and gates. Example of a Sequential Circuit Ax Bx Ax+Bx A’x x’ A+B (A+B).x A=Ax+Bx, B=A’x y=(A+B).x State Table