SlideShare uma empresa Scribd logo
1 de 19
Free/Open Source EDA
Tools                  Aanjhan R


29/09/2007
Preamble
      ♦ Not a professional EDA Developer, a hobbyist.


      ♦ Professionally a Embedded Software Engineer.


      ♦ Less emphasis on technical details  of VLSI


      ♦ More focus on Icarus Verilog Features and other 'Free' EDA Tools available.


      ♦ Contributions to the Free Software World and relevance to students.


      ♦ Possible additions and references will be given. 


 29/09/2007                   Creative Commons Attribution and Share Alike License
EDA ­ An Introduction
    ●
        Electronic design Automation ­ Category of tools for designing and producing 
        electronic systems ranging from printed circuit boards (PCBs) to integrated 
        circuits. 


    ●
        Unlike the mainstream computer applications segment ,the EDA segment has 
        been ,least to say disappointing when it comes to Free and Open 
        Source[FOSS] tools. (Reasons are many)

    ●
        The 'Free' EDA is now gaining significant attention because of super high 
        pricing of commercial software.




 29/09/2007                  Creative Commons Attribution and Share Alike License
VLSI Design Flows – An Introduction
    ●
        VLSI ­­> Contains millions gates ­­> Hundreds of Millions of transistors
    ●
        Very­large­scale integration (VLSI) of systems of transistor­based circuits 
        into integrated circuits on a single chip first occurred in the 1980s as part of 
        the semiconductor and communication technologies that were being 
        developed.



                      ➢
                          Top Down Design [Semi Custom Flow]
                      ➢
                          Bottom Up Design [Full Custom Flow]




 29/09/2007                    Creative Commons Attribution and Share Alike License
Bottom Up Design Flow
                    ●
                        The bottom­up design methodology is based on 
                    (mainly) manual construction of circuit building 
                    blocks at the transistor and mask­layout level




                    ●
                        Flexibility at lower level design issues such as 
                    transistor size optimization and parasitics 
                    minimization.




                    ●
                        Better suited for the design of very dense, high­
                    performance digital modules as well as analog and 
                    mixed­signal integrated circuits. 
 29/09/2007     Creative Commons Attribution and Share Alike License
Top Down Design Flow




 29/09/2007     Creative Commons Attribution and Share Alike License
Icarus Verilog – Technical Details
    ●
        A Command line Verilog simulation and synthesis tool
    ●
        A Compiler, compiling source code written in Verilog (IEEE­1364) into some 
        target format.
    ●
        The currently supported targets are vvp for simulation, and xnf and fpga for 
        synthesis
    ●
        Selection of  the Verilog language generation to support in the compiler.  
        Selects between IEEE1364­1995(1), IEEE1364­2001(2). Increases 
        compatibility with other tools down the chain.
    ●
        The Icarus Verilog compiler supports module libraries as directories that 
        contain  Verilog  source files.
    ●
        Main porting target is Linux, although it works well on many similar operating 
        systems such as Windows, MacOS.
 29/09/2007                  Creative Commons Attribution and Share Alike License
Icarus Verilog – PLI Support
    ●
        Verilog PLI( Programming Language Interface) is a mechanism to invoke C or 
        C++ functions from Verilog code.
    ●
        Function Invoked ­­> System Call [Eg. $monitor, $display]
    ●
        Capabilities of Verilog PLI
                  –   Not possible using Verilog Syntax
                  –   Custom Output Displays
                  –   Access to Simulation Data Structure
                  –   Simulation Analysis
                  –   lots more.....
    ●
        Icarus Verilog supports PLI 2.0 [aka VPI – Verilog Procedural Interface]
                  –   just for info [CVER supports PLI 1.0]

 29/09/2007                     Creative Commons Attribution and Share Alike License
Icarus Verilog – Admin and Licensing

    ●
        Administrative
              –   Current Stable release is v0.8
              –   ftp://ftp.icarus.com/pub/eda/verilog/v0.8
              –   Development Snapshots available for Download and are made 
                  almost weekly [ftp://icarus.com/pub/eda/verilog/snapshots]




    ●
        Licensing
              –   The compiler itself is released under GNU GPL
              –   Free to distribute. Info regarding GPL license available at 
                  http://www.gnu.org/copyleft/gpl.html

 29/09/2007                Creative Commons Attribution and Share Alike License
gEDA – GPL'd Electronic Design Automation

    ●
        GPL'd tools for EDA design
    ●
        A Free Software project 
    ●
        Website: http://geda.seul.org
    ●
        Consists of about 10 sub­projects
    ●
        Low to Middle level complexity Ckt Design
    ●
        Tool flow from Schematic to PCB layout
    ●
        Favourite users
 29/09/2007
              –   Ronja and Open Automation Project
                           Creative Commons Attribution and Share Alike License
gEDA – Continued... [why ??]

    ●
        Free to distribute, copy.
    ●
        An Open Development LifeCycle
    ●
        MultiPlatform Support
    ●
        Legacy design Support
    ●
        Open and Documented File Formats




 29/09/2007           Creative Commons Attribution and Share Alike License
gEDA Tools – Schematic Capture
    ●
        gSchem ­ facilitates the graphical input of components/circuits. 




 29/09/2007                  Creative Commons Attribution and Share Alike License
gEDA Tools – Schematic Capture

    ●
        Features of gSchem
                 –   Electrical Connectivity Awareness
                 –   Generate netlists
                 –   Hierarchial Design




    ●
        gschem does not do
                 –   DRC [Design Rule Check]
                 –   A more flexible component library

              Visit http://www.geda.seul.org/tools/gschem/index.html

 29/09/2007                   Creative Commons Attribution and Share Alike License
gEDA – Netlist Creator

    ●
        gNetList – A graphical to Textual converter :)
              –   Supported Netlist formats can be obtained from 
                  http://www.geda.seul.org/tools/gnetlist/index.html




 29/09/2007                Creative Commons Attribution and Share Alike License
gEDA – Other Tools

    ●
        GTKWave
              –   GTKWave is VCD/EVCD/LXT/Synopsis .out format electronic 
                  waveform viewer
              –   Website: http://www.cs.man.ac.uk/apt/tools/gtkwave/index.html
    ●
        ngSpice
              –   Mixed­signal circuit simulator based on three open source 
                  software packages: Spice3f5, Cider1b1 and Xspice.
    ●
        PCB
              –    interactive printed circuit board editor for the X11 window system
              –   offers high end features such as an autorouter and trace optimizer 
                  which can tremendously reduce layout time
 29/09/2007                Creative Commons Attribution and Share Alike License
Other Useful 'Free' Tools

    ●
        MAGIC http://opencircuitdesign.com/magic/
    ●
        Electric
    ●
        FreeHDL
    ●
        Lots more....




 29/09/2007           Creative Commons Attribution and Share Alike License
What does FOSS have for me??

    ●
        'Free' EDA tools help to understand how industry grade EDA 
        tools work as they use similar algorithms.
    ●
        'Free' EDA tools can be used by people who want to learn but 
        do not have access to tools
    ●
        Open standards will aid tool interoperability.
    ●
        If you feel a lack of a particular feature implement it and get 
        recognised globally :) 




 29/09/2007               Creative Commons Attribution and Share Alike License
References & useful Links

    ●
        http://www.icarus.com
    ●
        http://www.eda.org
    ●
        http://ronja.twibright.com
    ●
        http://www.asic­world.com
    ●
        http://www.tuxmaniac.com [:)]
    ●
        http://www.opencores.org
    ●
        http://www.opencollector.org
 29/09/2007           Creative Commons Attribution and Share Alike License
Byeeeeeeee !!!!
              !!! THANKS to the Freed.in Team !!!
                 http://www.tuxmaniac.com
       Locate me as tuxmaniac @ irc.freenode.net 
              #ubuntu­in, #linux­india, #gnu­india
                                       Email
                      aanjhan@gmail.com
                   aanjhan@tuxmaniac.com

 29/09/2007           Creative Commons Attribution and Share Alike License

Mais conteúdo relacionado

Mais procurados

Context free grammars
Context free grammarsContext free grammars
Context free grammars
Ronak Thakkar
 
Operating system structures
Operating system structuresOperating system structures
Operating system structures
Mohd Arif
 
Generation of computer languages
Generation of computer languagesGeneration of computer languages
Generation of computer languages
kitturashmikittu
 

Mais procurados (20)

RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpga
 
Natural Language Processing - Unit 1
Natural Language Processing - Unit 1Natural Language Processing - Unit 1
Natural Language Processing - Unit 1
 
Lecture: Context-Free Grammars
Lecture: Context-Free GrammarsLecture: Context-Free Grammars
Lecture: Context-Free Grammars
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDL
 
Generation of os
Generation of osGeneration of os
Generation of os
 
RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
 
Context free grammars
Context free grammarsContext free grammars
Context free grammars
 
Operating system structures
Operating system structuresOperating system structures
Operating system structures
 
Introduction to RISC-V
Introduction to RISC-VIntroduction to RISC-V
Introduction to RISC-V
 
Game development (Game Architecture)
Game development (Game Architecture)Game development (Game Architecture)
Game development (Game Architecture)
 
The Future of Operating Systems on RISC-V
The Future of Operating Systems on RISC-VThe Future of Operating Systems on RISC-V
The Future of Operating Systems on RISC-V
 
Hyper threading technology
Hyper threading technologyHyper threading technology
Hyper threading technology
 
Role-of-lexical-analysis
Role-of-lexical-analysisRole-of-lexical-analysis
Role-of-lexical-analysis
 
Generation of computer languages
Generation of computer languagesGeneration of computer languages
Generation of computer languages
 
Fpga
FpgaFpga
Fpga
 
Reconfigurable computing
Reconfigurable computingReconfigurable computing
Reconfigurable computing
 
Unit vi (2)
Unit vi (2)Unit vi (2)
Unit vi (2)
 
Cs6660 compiler design may june 2016 Answer Key
Cs6660 compiler design may june 2016 Answer KeyCs6660 compiler design may june 2016 Answer Key
Cs6660 compiler design may june 2016 Answer Key
 
Collision prevention on computer architecture
Collision prevention on computer architectureCollision prevention on computer architecture
Collision prevention on computer architecture
 

Semelhante a Free / Open Source EDA Tools

Is Android the New Embedded Linux? at AnDevCon VI
Is Android the New Embedded Linux? at AnDevCon VIIs Android the New Embedded Linux? at AnDevCon VI
Is Android the New Embedded Linux? at AnDevCon VI
Opersys inc.
 
Is Android the New Embedded Linux? at AnDevCon V
Is Android the New Embedded Linux? at AnDevCon VIs Android the New Embedded Linux? at AnDevCon V
Is Android the New Embedded Linux? at AnDevCon V
Opersys inc.
 
Cloud, Distributed, Embedded: Erlang in the Heterogeneous Computing World
Cloud, Distributed, Embedded: Erlang in the Heterogeneous Computing WorldCloud, Distributed, Embedded: Erlang in the Heterogeneous Computing World
Cloud, Distributed, Embedded: Erlang in the Heterogeneous Computing World
Omer Kilic
 
Srikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latestSrikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latest
Srikanth Pilli
 
Cerebro for vfx eng
Cerebro for vfx engCerebro for vfx eng
Cerebro for vfx eng
CineSoft
 
Droidcon 2013 France - Android Platform Anatomy
Droidcon 2013 France - Android Platform AnatomyDroidcon 2013 France - Android Platform Anatomy
Droidcon 2013 France - Android Platform Anatomy
Benjamin Zores
 

Semelhante a Free / Open Source EDA Tools (20)

Embedded Linux Build Systems - Texas Linux Fest 2018
Embedded Linux Build Systems - Texas Linux Fest 2018Embedded Linux Build Systems - Texas Linux Fest 2018
Embedded Linux Build Systems - Texas Linux Fest 2018
 
Linux on Open Source Hardware
Linux on Open Source HardwareLinux on Open Source Hardware
Linux on Open Source Hardware
 
Is Android the New Embedded Linux? at AnDevCon VI
Is Android the New Embedded Linux? at AnDevCon VIIs Android the New Embedded Linux? at AnDevCon VI
Is Android the New Embedded Linux? at AnDevCon VI
 
Is Android the New Embedded Linux? at AnDevCon V
Is Android the New Embedded Linux? at AnDevCon VIs Android the New Embedded Linux? at AnDevCon V
Is Android the New Embedded Linux? at AnDevCon V
 
Guided overview of software frameworks qt framework
Guided overview of software frameworks   qt frameworkGuided overview of software frameworks   qt framework
Guided overview of software frameworks qt framework
 
Open Source Hardware (OSHW)...What About The Tools?
Open Source Hardware (OSHW)...What About The Tools?Open Source Hardware (OSHW)...What About The Tools?
Open Source Hardware (OSHW)...What About The Tools?
 
Why the yocto project for my io t project elc_edinburgh_2018
Why the yocto project for my io t project elc_edinburgh_2018Why the yocto project for my io t project elc_edinburgh_2018
Why the yocto project for my io t project elc_edinburgh_2018
 
Intro to linux
Intro to linux Intro to linux
Intro to linux
 
Embedded Linux - Building toolchain
Embedded Linux - Building toolchainEmbedded Linux - Building toolchain
Embedded Linux - Building toolchain
 
Start your open source project
Start your open source projectStart your open source project
Start your open source project
 
olf10
olf10olf10
olf10
 
The Evolving Role of Build Engineering in Managing Open Source
The Evolving Role of Build Engineering in Managing Open SourceThe Evolving Role of Build Engineering in Managing Open Source
The Evolving Role of Build Engineering in Managing Open Source
 
LAS16-200: Firmware summit - Tianocore Progress and Status
LAS16-200:  Firmware summit - Tianocore Progress and StatusLAS16-200:  Firmware summit - Tianocore Progress and Status
LAS16-200: Firmware summit - Tianocore Progress and Status
 
Cloud, Distributed, Embedded: Erlang in the Heterogeneous Computing World
Cloud, Distributed, Embedded: Erlang in the Heterogeneous Computing WorldCloud, Distributed, Embedded: Erlang in the Heterogeneous Computing World
Cloud, Distributed, Embedded: Erlang in the Heterogeneous Computing World
 
Srikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latestSrikanth_PILLI_CV_latest
Srikanth_PILLI_CV_latest
 
Cerebro for vfx eng
Cerebro for vfx engCerebro for vfx eng
Cerebro for vfx eng
 
Summit 16: NetIDE: Integrating and Orchestrating SDN Controllers
Summit 16: NetIDE: Integrating and Orchestrating SDN ControllersSummit 16: NetIDE: Integrating and Orchestrating SDN Controllers
Summit 16: NetIDE: Integrating and Orchestrating SDN Controllers
 
George Grey Welcome Keynote - BUD17-100K1
George Grey Welcome Keynote - BUD17-100K1George Grey Welcome Keynote - BUD17-100K1
George Grey Welcome Keynote - BUD17-100K1
 
Droidcon 2013 France - Android Platform Anatomy
Droidcon 2013 France - Android Platform AnatomyDroidcon 2013 France - Android Platform Anatomy
Droidcon 2013 France - Android Platform Anatomy
 
System Design on Zynq using SDSoC
System Design on Zynq using SDSoCSystem Design on Zynq using SDSoC
System Design on Zynq using SDSoC
 

Último

Último (20)

Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
Web Form Automation for Bonterra Impact Management (fka Social Solutions Apri...
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
AXA XL - Insurer Innovation Award Americas 2024
AXA XL - Insurer Innovation Award Americas 2024AXA XL - Insurer Innovation Award Americas 2024
AXA XL - Insurer Innovation Award Americas 2024
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
 
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWEREMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
 
Ransomware_Q4_2023. The report. [EN].pdf
Ransomware_Q4_2023. The report. [EN].pdfRansomware_Q4_2023. The report. [EN].pdf
Ransomware_Q4_2023. The report. [EN].pdf
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps ScriptAutomating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
 
MS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsMS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectors
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 

Free / Open Source EDA Tools

  • 1. Free/Open Source EDA Tools Aanjhan R 29/09/2007
  • 2. Preamble ♦ Not a professional EDA Developer, a hobbyist. ♦ Professionally a Embedded Software Engineer. ♦ Less emphasis on technical details  of VLSI ♦ More focus on Icarus Verilog Features and other 'Free' EDA Tools available. ♦ Contributions to the Free Software World and relevance to students. ♦ Possible additions and references will be given.   29/09/2007   Creative Commons Attribution and Share Alike License
  • 3. EDA ­ An Introduction ● Electronic design Automation ­ Category of tools for designing and producing  electronic systems ranging from printed circuit boards (PCBs) to integrated  circuits.  ● Unlike the mainstream computer applications segment ,the EDA segment has  been ,least to say disappointing when it comes to Free and Open  Source[FOSS] tools. (Reasons are many) ● The 'Free' EDA is now gaining significant attention because of super high  pricing of commercial software.  29/09/2007   Creative Commons Attribution and Share Alike License
  • 4. VLSI Design Flows – An Introduction ● VLSI ­­> Contains millions gates ­­> Hundreds of Millions of transistors ● Very­large­scale integration (VLSI) of systems of transistor­based circuits  into integrated circuits on a single chip first occurred in the 1980s as part of  the semiconductor and communication technologies that were being  developed. ➢ Top Down Design [Semi Custom Flow] ➢ Bottom Up Design [Full Custom Flow]  29/09/2007   Creative Commons Attribution and Share Alike License
  • 5. Bottom Up Design Flow ● The bottom­up design methodology is based on  (mainly) manual construction of circuit building  blocks at the transistor and mask­layout level ● Flexibility at lower level design issues such as  transistor size optimization and parasitics  minimization. ● Better suited for the design of very dense, high­ performance digital modules as well as analog and  mixed­signal integrated circuits.   29/09/2007   Creative Commons Attribution and Share Alike License
  • 6. Top Down Design Flow  29/09/2007   Creative Commons Attribution and Share Alike License
  • 7. Icarus Verilog – Technical Details ● A Command line Verilog simulation and synthesis tool ● A Compiler, compiling source code written in Verilog (IEEE­1364) into some  target format. ● The currently supported targets are vvp for simulation, and xnf and fpga for  synthesis ● Selection of  the Verilog language generation to support in the compiler.   Selects between IEEE1364­1995(1), IEEE1364­2001(2). Increases  compatibility with other tools down the chain. ● The Icarus Verilog compiler supports module libraries as directories that  contain  Verilog  source files. ● Main porting target is Linux, although it works well on many similar operating  systems such as Windows, MacOS.  29/09/2007   Creative Commons Attribution and Share Alike License
  • 8. Icarus Verilog – PLI Support ● Verilog PLI( Programming Language Interface) is a mechanism to invoke C or  C++ functions from Verilog code. ● Function Invoked ­­> System Call [Eg. $monitor, $display] ● Capabilities of Verilog PLI – Not possible using Verilog Syntax – Custom Output Displays – Access to Simulation Data Structure – Simulation Analysis – lots more..... ● Icarus Verilog supports PLI 2.0 [aka VPI – Verilog Procedural Interface] – just for info [CVER supports PLI 1.0]  29/09/2007   Creative Commons Attribution and Share Alike License
  • 9. Icarus Verilog – Admin and Licensing ● Administrative – Current Stable release is v0.8 – ftp://ftp.icarus.com/pub/eda/verilog/v0.8 – Development Snapshots available for Download and are made  almost weekly [ftp://icarus.com/pub/eda/verilog/snapshots] ● Licensing – The compiler itself is released under GNU GPL – Free to distribute. Info regarding GPL license available at  http://www.gnu.org/copyleft/gpl.html  29/09/2007   Creative Commons Attribution and Share Alike License
  • 10. gEDA – GPL'd Electronic Design Automation ● GPL'd tools for EDA design ● A Free Software project  ● Website: http://geda.seul.org ● Consists of about 10 sub­projects ● Low to Middle level complexity Ckt Design ● Tool flow from Schematic to PCB layout ● Favourite users  29/09/2007 – Ronja and Open Automation Project   Creative Commons Attribution and Share Alike License
  • 11. gEDA – Continued... [why ??] ● Free to distribute, copy. ● An Open Development LifeCycle ● MultiPlatform Support ● Legacy design Support ● Open and Documented File Formats  29/09/2007   Creative Commons Attribution and Share Alike License
  • 12. gEDA Tools – Schematic Capture ● gSchem ­ facilitates the graphical input of components/circuits.   29/09/2007   Creative Commons Attribution and Share Alike License
  • 13. gEDA Tools – Schematic Capture ● Features of gSchem – Electrical Connectivity Awareness – Generate netlists – Hierarchial Design ● gschem does not do – DRC [Design Rule Check] – A more flexible component library Visit http://www.geda.seul.org/tools/gschem/index.html  29/09/2007   Creative Commons Attribution and Share Alike License
  • 14. gEDA – Netlist Creator ● gNetList – A graphical to Textual converter :) – Supported Netlist formats can be obtained from  http://www.geda.seul.org/tools/gnetlist/index.html  29/09/2007   Creative Commons Attribution and Share Alike License
  • 15. gEDA – Other Tools ● GTKWave – GTKWave is VCD/EVCD/LXT/Synopsis .out format electronic  waveform viewer – Website: http://www.cs.man.ac.uk/apt/tools/gtkwave/index.html ● ngSpice – Mixed­signal circuit simulator based on three open source  software packages: Spice3f5, Cider1b1 and Xspice. ● PCB –  interactive printed circuit board editor for the X11 window system – offers high end features such as an autorouter and trace optimizer  which can tremendously reduce layout time  29/09/2007   Creative Commons Attribution and Share Alike License
  • 16. Other Useful 'Free' Tools ● MAGIC http://opencircuitdesign.com/magic/ ● Electric ● FreeHDL ● Lots more....  29/09/2007   Creative Commons Attribution and Share Alike License
  • 17. What does FOSS have for me?? ● 'Free' EDA tools help to understand how industry grade EDA  tools work as they use similar algorithms. ● 'Free' EDA tools can be used by people who want to learn but  do not have access to tools ● Open standards will aid tool interoperability. ● If you feel a lack of a particular feature implement it and get  recognised globally :)   29/09/2007   Creative Commons Attribution and Share Alike License
  • 18. References & useful Links ● http://www.icarus.com ● http://www.eda.org ● http://ronja.twibright.com ● http://www.asic­world.com ● http://www.tuxmaniac.com [:)] ● http://www.opencores.org ● http://www.opencollector.org  29/09/2007   Creative Commons Attribution and Share Alike License
  • 19. Byeeeeeeee !!!! !!! THANKS to the Freed.in Team !!! http://www.tuxmaniac.com Locate me as tuxmaniac @ irc.freenode.net  #ubuntu­in, #linux­india, #gnu­india Email  aanjhan@gmail.com aanjhan@tuxmaniac.com  29/09/2007   Creative Commons Attribution and Share Alike License