SlideShare uma empresa Scribd logo
1 de 8
Programmable Logic Array
-R.Saranya Devi,B.E.,ECE
What is PLA?
• PLA is a Programmable Logic Array.
• A Programmable logic array (PLA) is a kind of programmable logic
device used to implement combinational logic circuits.
• Not to be confused with Programmable Array Logic.
• The PLA has a set of programmable AND gate planes, which link to a set
of programmable OR gate planes, which can then be conditionally
complemented to produce an output. It has 2N AND Gates for N input
variables, and for M outputs from PLA, there should be M OR Gates, each
with programmable inputs from all of the AND gates.
• This layout allows for many logic functions to be synthesized in the sum of
products canonical forms.
• PLAs differ from Programmable Array Logic devices (PALs and GALs) in
that both the AND and OR gate planes are programmable.
History
• In 1970, Texas Instruments developed a mask-programmable
IC based on the IBM read-only associative memory or ROAM.
• This device, the TMS2000, was programmed by altering the
metal layer during the production of the IC.
• The TMS2000 had up to 17 inputs and 18 outputs with 8 JK flip
flop for memory.
• TI coined the term Programmable Logic Array for this device.
Implementation procedure
1.Preparation in SOP (sum of products) form.
2.Obtain the minimum SOP form to reduce the number of product
terms to a minimum.
3.Decide the input connection of the AND matrix for generating
the required product term.
4.Then decide the input connections of OR matrix to generate the
sum terms.
5.Decide the connections of invert matrix.
6.Program the PLA.
Advantages over read-only memory
• The desired outputs for each combination of inputs could be programmed
into a read-only memory, with the inputs being driven by the address bus
and the outputs being read out as data. However, that would require a
separate memory location for every possible combination of inputs,
including combinations that are never supposed to occur, and also
duplicating data for "don't care" conditions (for example, logic like "if input
A is 1, then, as far as output X is concerned, we don't care what input B
is": in a ROM this would have to be written out twice, once for each
possible value of B, and as more "don't care" inputs are added, the
duplication grows exponentially); therefore, a programmable logic array
can often implement a piece of logic using fewer transistors than the
equivalent in read-only memory. This is particularly valuable when it is part
of a processing chip where transistors are scarce (for example, the
original 6502 chip contained a PLA to direct various operations of the
processor[2]).
Applications
• One application of a PLA is to implement the control over a datapath.
• It defines various states in an instruction set, and produces the next
state (by conditional branching). [e.g. if the machine is in state 2, and
will go to state 4 if the instruction contains an immediate field; then
the PLA should define the actions of the control in state 2, will set the
next state to be 4 if the instruction contains an immediate field, and
will define the actions of the control in state 4].
• Programmable logic arrays should correspond to a state diagram for
the system.
• The Commodore 64 home computer released in 1982 used a
"906114-01 PLA" to handle system signals.
• References[edit]
1.^ Andres, Kent (October 1970). A Texas Instruments Application
Report: MOS programmable logic arrays. Texas Instruments. Bulletin
CA-158.
2.^ How MOS 6502 Illegal Opcodes really work
3.^ arcadecomponents.com - Commodore 906114-01 64 PLA IC
• External links[edit]
• "Programmable Logic Array (PLA)". cmsc311. University of Maryland.
2003. Archived from the original on 2017-12-14.
• "PLA (programmable logic array)". Java Applet. University of Hamburg.
Archived from the original on 2013-01-15. Retrieved 2010-04-07.
•

Mais conteúdo relacionado

Mais procurados

Stack and subroutine
Stack and subroutineStack and subroutine
Stack and subroutine
Ashim Saha
 
Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085
Chinmayee samal
 
8086-instruction-set-ppt
 8086-instruction-set-ppt 8086-instruction-set-ppt
8086-instruction-set-ppt
jemimajerome
 
instructions of 8085 Microprocessor
instructions of 8085 Microprocessorinstructions of 8085 Microprocessor
instructions of 8085 Microprocessor
Pooja mittal
 

Mais procurados (20)

Instruction.pdf
Instruction.pdfInstruction.pdf
Instruction.pdf
 
8085 instructions and addressing modes
8085 instructions and addressing modes8085 instructions and addressing modes
8085 instructions and addressing modes
 
Eec503, mp 30 questions
Eec503, mp 30 questionsEec503, mp 30 questions
Eec503, mp 30 questions
 
Programmable array-logic-and-programmable-logic-array
Programmable array-logic-and-programmable-logic-arrayProgrammable array-logic-and-programmable-logic-array
Programmable array-logic-and-programmable-logic-array
 
Addressing Modes of 8085 Microprocessor
Addressing Modes of 8085 MicroprocessorAddressing Modes of 8085 Microprocessor
Addressing Modes of 8085 Microprocessor
 
Intel 8085 mp
Intel 8085 mpIntel 8085 mp
Intel 8085 mp
 
Instruction set
Instruction setInstruction set
Instruction set
 
Stack and subroutine
Stack and subroutineStack and subroutine
Stack and subroutine
 
Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085
 
Some advanced instructions of the 8085 microprocessors
Some advanced instructions of the 8085 microprocessorsSome advanced instructions of the 8085 microprocessors
Some advanced instructions of the 8085 microprocessors
 
Cs14 406 mod1
Cs14 406 mod1Cs14 406 mod1
Cs14 406 mod1
 
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
LOGICAL OPERATIONS IN 8085 MICROPROCESSORLOGICAL OPERATIONS IN 8085 MICROPROCESSOR
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
 
8086-instruction-set-ppt
 8086-instruction-set-ppt 8086-instruction-set-ppt
8086-instruction-set-ppt
 
8085 addressing modes(For College Seminars)
8085 addressing modes(For College Seminars)8085 addressing modes(For College Seminars)
8085 addressing modes(For College Seminars)
 
Instruction set 8085
Instruction set 8085Instruction set 8085
Instruction set 8085
 
Addressing modes of 8051
Addressing modes of 8051Addressing modes of 8051
Addressing modes of 8051
 
SPARC T1 MMU Architecture
SPARC T1 MMU ArchitectureSPARC T1 MMU Architecture
SPARC T1 MMU Architecture
 
Data structure
Data structureData structure
Data structure
 
instructions of 8085 Microprocessor
instructions of 8085 Microprocessorinstructions of 8085 Microprocessor
instructions of 8085 Microprocessor
 
Addresing mode and timing diagram
Addresing mode and timing diagramAddresing mode and timing diagram
Addresing mode and timing diagram
 

Semelhante a Programmable logic array

EMBEDDED SYSTEMS AND IOT lab manual for enginnering students
EMBEDDED SYSTEMS AND IOT lab manual for enginnering studentsEMBEDDED SYSTEMS AND IOT lab manual for enginnering students
EMBEDDED SYSTEMS AND IOT lab manual for enginnering students
eceprinter6
 
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docxLab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
DIPESH30
 
selfridge_alec_chipspec
selfridge_alec_chipspecselfridge_alec_chipspec
selfridge_alec_chipspec
Alec Selfridge
 

Semelhante a Programmable logic array (20)

System design using HDL - Module 3
System design using HDL - Module 3System design using HDL - Module 3
System design using HDL - Module 3
 
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCETEC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
 
VLSI PLDS pla, pal
VLSI PLDS pla, palVLSI PLDS pla, pal
VLSI PLDS pla, pal
 
0.FPGA for dummies: Historical introduction
0.FPGA for dummies: Historical introduction0.FPGA for dummies: Historical introduction
0.FPGA for dummies: Historical introduction
 
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONSUNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
UNIT I- CPLD & FPGA ARCHITECTURE & APPLICATIONS
 
B sc e5.2 mp unit 3 interfacing
B sc e5.2 mp unit 3 interfacingB sc e5.2 mp unit 3 interfacing
B sc e5.2 mp unit 3 interfacing
 
89s52 2
89s52 289s52 2
89s52 2
 
Microprocessor questions converted
Microprocessor questions convertedMicroprocessor questions converted
Microprocessor questions converted
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL  Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
 
Lec12 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- P6, Netbur...
Lec12 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- P6, Netbur...Lec12 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- P6, Netbur...
Lec12 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- P6, Netbur...
 
EMBEDDED SYSTEMS AND IOT lab manual for enginnering students
EMBEDDED SYSTEMS AND IOT lab manual for enginnering studentsEMBEDDED SYSTEMS AND IOT lab manual for enginnering students
EMBEDDED SYSTEMS AND IOT lab manual for enginnering students
 
Programmable Logic Devices
Programmable Logic DevicesProgrammable Logic Devices
Programmable Logic Devices
 
module7.pptx
module7.pptxmodule7.pptx
module7.pptx
 
Programmable Logic Array
Programmable Logic Array Programmable Logic Array
Programmable Logic Array
 
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docxLab 2Lab ObjectivesThe objective for this lab is to review.docx
Lab 2Lab ObjectivesThe objective for this lab is to review.docx
 
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAsPROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
 
microprocessor
 microprocessor microprocessor
microprocessor
 
8085 alp programs
8085 alp programs8085 alp programs
8085 alp programs
 
selfridge_alec_chipspec
selfridge_alec_chipspecselfridge_alec_chipspec
selfridge_alec_chipspec
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)
 

Mais de RSARANYADEVI

11 basic electronics_engg_em
11 basic electronics_engg_em11 basic electronics_engg_em
11 basic electronics_engg_em
RSARANYADEVI
 

Mais de RSARANYADEVI (13)

Avogadro's law
Avogadro's lawAvogadro's law
Avogadro's law
 
Cannabis sativa
Cannabis sativaCannabis sativa
Cannabis sativa
 
Perimetric Complexity of Binary Digital Images
Perimetric Complexity of Binary Digital ImagesPerimetric Complexity of Binary Digital Images
Perimetric Complexity of Binary Digital Images
 
Thillaiaadi valliammai
Thillaiaadi valliammaiThillaiaadi valliammai
Thillaiaadi valliammai
 
Prism
PrismPrism
Prism
 
Spark ignition engine
Spark ignition engineSpark ignition engine
Spark ignition engine
 
Filter (signal processing)
Filter (signal processing)Filter (signal processing)
Filter (signal processing)
 
Pallar
PallarPallar
Pallar
 
Pollination
PollinationPollination
Pollination
 
04 chancap 2up
04 chancap 2up04 chancap 2up
04 chancap 2up
 
Dr. V. shanta .,Oncologist
Dr. V. shanta .,OncologistDr. V. shanta .,Oncologist
Dr. V. shanta .,Oncologist
 
Nylon 66
Nylon 66Nylon 66
Nylon 66
 
11 basic electronics_engg_em
11 basic electronics_engg_em11 basic electronics_engg_em
11 basic electronics_engg_em
 

Último

1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
QucHHunhnh
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
kauryashika82
 

Último (20)

Asian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptxAsian American Pacific Islander Month DDSD 2024.pptx
Asian American Pacific Islander Month DDSD 2024.pptx
 
Measures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SDMeasures of Dispersion and Variability: Range, QD, AD and SD
Measures of Dispersion and Variability: Range, QD, AD and SD
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docx
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdf
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
Unit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptxUnit-V; Pricing (Pharma Marketing Management).pptx
Unit-V; Pricing (Pharma Marketing Management).pptx
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibit
 
Role Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptxRole Of Transgenic Animal In Target Validation-1.pptx
Role Of Transgenic Animal In Target Validation-1.pptx
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docx
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
Unit-IV; Professional Sales Representative (PSR).pptx
Unit-IV; Professional Sales Representative (PSR).pptxUnit-IV; Professional Sales Representative (PSR).pptx
Unit-IV; Professional Sales Representative (PSR).pptx
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 

Programmable logic array

  • 2. What is PLA? • PLA is a Programmable Logic Array. • A Programmable logic array (PLA) is a kind of programmable logic device used to implement combinational logic circuits. • Not to be confused with Programmable Array Logic. • The PLA has a set of programmable AND gate planes, which link to a set of programmable OR gate planes, which can then be conditionally complemented to produce an output. It has 2N AND Gates for N input variables, and for M outputs from PLA, there should be M OR Gates, each with programmable inputs from all of the AND gates. • This layout allows for many logic functions to be synthesized in the sum of products canonical forms. • PLAs differ from Programmable Array Logic devices (PALs and GALs) in that both the AND and OR gate planes are programmable.
  • 3. History • In 1970, Texas Instruments developed a mask-programmable IC based on the IBM read-only associative memory or ROAM. • This device, the TMS2000, was programmed by altering the metal layer during the production of the IC. • The TMS2000 had up to 17 inputs and 18 outputs with 8 JK flip flop for memory. • TI coined the term Programmable Logic Array for this device.
  • 4. Implementation procedure 1.Preparation in SOP (sum of products) form. 2.Obtain the minimum SOP form to reduce the number of product terms to a minimum. 3.Decide the input connection of the AND matrix for generating the required product term. 4.Then decide the input connections of OR matrix to generate the sum terms. 5.Decide the connections of invert matrix. 6.Program the PLA.
  • 5.
  • 6. Advantages over read-only memory • The desired outputs for each combination of inputs could be programmed into a read-only memory, with the inputs being driven by the address bus and the outputs being read out as data. However, that would require a separate memory location for every possible combination of inputs, including combinations that are never supposed to occur, and also duplicating data for "don't care" conditions (for example, logic like "if input A is 1, then, as far as output X is concerned, we don't care what input B is": in a ROM this would have to be written out twice, once for each possible value of B, and as more "don't care" inputs are added, the duplication grows exponentially); therefore, a programmable logic array can often implement a piece of logic using fewer transistors than the equivalent in read-only memory. This is particularly valuable when it is part of a processing chip where transistors are scarce (for example, the original 6502 chip contained a PLA to direct various operations of the processor[2]).
  • 7. Applications • One application of a PLA is to implement the control over a datapath. • It defines various states in an instruction set, and produces the next state (by conditional branching). [e.g. if the machine is in state 2, and will go to state 4 if the instruction contains an immediate field; then the PLA should define the actions of the control in state 2, will set the next state to be 4 if the instruction contains an immediate field, and will define the actions of the control in state 4]. • Programmable logic arrays should correspond to a state diagram for the system. • The Commodore 64 home computer released in 1982 used a "906114-01 PLA" to handle system signals.
  • 8. • References[edit] 1.^ Andres, Kent (October 1970). A Texas Instruments Application Report: MOS programmable logic arrays. Texas Instruments. Bulletin CA-158. 2.^ How MOS 6502 Illegal Opcodes really work 3.^ arcadecomponents.com - Commodore 906114-01 64 PLA IC • External links[edit] • "Programmable Logic Array (PLA)". cmsc311. University of Maryland. 2003. Archived from the original on 2017-12-14. • "PLA (programmable logic array)". Java Applet. University of Hamburg. Archived from the original on 2013-01-15. Retrieved 2010-04-07. •