SlideShare uma empresa Scribd logo
1 de 9
Baixar para ler offline
Basic Logic gates
Param Radadiya 1
Logic gates are devices that can combine multiple inputs at independent
logic levels and come up with an output accordingly. There are many kinds of
logic gates, and the distinction lies in that each kind processes the inputs
differently, and may give different outputs for the same inputs.
The way the logic gate processes different inputs is given in a truth table
for that gate, which lists all the possible combinations of inputs next to their
outputs. An example is given for a simple one-input gate with the function of
giving the opposite logic level at the output to the one at the input. The inputs
are given on the left, and the outputs are on the right. Generally, the inputs are
called A, B, C, etc., and the output is labelled Q. In this case, there are only two
possible inputs, 1 or 0, but logic gates can have any number of inputs.
Introduction:
Param Radadiya
2
➢ AND gate :
• The AND gate is an electronic circuit that gives a true output
(1) only if all its inputs are true. A dot (·) is used to show
the AND operation i.e. A·B.
• Note that the dot is sometimes omitted i.e. AB
(Symbol)
Input A Input B Output
Y = A∙B
0 0 0
0 1 0
1 0 0
1 1 1
Inputs Output
• Boolean Expression : Y = A∙B
(Truth Table) (Circuit)
Param Radadiya
3
➢NOT gate :
• The NOT gate is an circuit that gives inverse output
of given input.
• It’s also known as an inverter.
(Symbol)
Inputs Output
• Boolean Expression : Y = Ā or Y = A’
Switch A Switch B Output
Y = A+B
0 0 0
0 1 1
(Truth
Table)
(Circuit)
Param Radadiya
4
➢OR gate :
• The OR gate is an electronic circuit that gives a true
output (1) if one or more of its inputs are true. A
plus (+) is used to show the OR operation.
(Symbol)
Inputs Output
• Boolean Expression : Y = A+B
Input A Input B Output
Y = A+B
0 0 0
0 1 1
1 0 1
1 1 1
(Truth Table)
(Circuit)
Param Radadiya
5
➢NAND gate :
•This is a NOT-AND gate which is equal to an AND gate
followed by a NOT gate.
•It’s UNIVERSAL gate.
•The outputs of all NAND gates are true if any of the inputs are
false.
•The symbol is an AND gate with a small circle on the output.
The small circle represents inversion
(Symbol)
Inputs Output
• Boolean Expression : Y = 𝐴 ∙ 𝐵
Input A Input B Output
Y = 𝐴 ∙ 𝐵
0 0 1
0 1 1
1 0 1
1 1 0
(Truth Table)
Param Radadiya
6
➢NOR gate :
•This is a NOT-OR gate which is equal to an OR gate
followed by a NOT gate.
•It’s UNIVERSAL gate.
•The outputs of all NOR gates are false if
any of the inputs are true.
•The symbol is an OR gate with a small circle on the
output. The small circle represents inversion.
(Symbol)
Inputs Output
• Boolean Expression : Y = 𝐴 + 𝐵
Input A Input B Output
Y = 𝐴 + 𝐵
0 0 1
0 1 0
1 0 0
1 1 0
(Truth Table)
Param Radadiya
7
➢EX-OR gate :
• The 'Exclusive-OR' gate is a circuit which will give a
true output if either, but not both, of its two inputs
are true.
• An encircled plus sign (⊕) is used to show the
EXOR operation.
(Symbol)
Inputs Output
• Boolean Expression : Y = A ⊕B
Input A Input B Output
Y = A ⊕B
0 0 0
0 1 1
1 0 1
1 1 0
(Truth Table)
Param Radadiya
8
➢EX-NOR gate :
•The 'Exclusive-NOR' gate circuit does the opposite to the EXOR
gate.
•It will give a false output if either, but not both, of its two inputs
are true.
•The symbol is an EXOR gate with a small circle on the
output.
•The small circle represents inversion.
(Symbol)
Inputs Output
• Boolean Expression : Y =A ⊕ B
Input A Input B Output
Y =A ⊕ B
0 0 1
0 1 0
1 0 0
1 1 1
(Truth Table)
Param Radadiya
9

Mais conteúdo relacionado

Mais procurados

Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
Kumar
 
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
JatinJatin30
 

Mais procurados (20)

Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesDIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
 
Exclusive OR GAte
Exclusive OR GAteExclusive OR GAte
Exclusive OR GAte
 
Signed Binary Numbers
Signed Binary NumbersSigned Binary Numbers
Signed Binary Numbers
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Half Subtractor.pptx
Half Subtractor.pptxHalf Subtractor.pptx
Half Subtractor.pptx
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
 
Universal gates electronic
Universal gates electronic Universal gates electronic
Universal gates electronic
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Chapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic GatesChapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic Gates
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
 
Encoder and decoder
Encoder and decoderEncoder and decoder
Encoder and decoder
 
Basic gates and functions
Basic gates and functionsBasic gates and functions
Basic gates and functions
 
Digital systems logicgates-booleanalgebra
Digital systems logicgates-booleanalgebraDigital systems logicgates-booleanalgebra
Digital systems logicgates-booleanalgebra
 
BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE
 
Nand gate
Nand gateNand gate
Nand gate
 

Semelhante a Basic logic gates

067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
MITS
 
067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
MITS
 

Semelhante a Basic logic gates (20)

Digital logic Gates of Computer Science
Digital logic Gates of Computer ScienceDigital logic Gates of Computer Science
Digital logic Gates of Computer Science
 
Logic gates and Digital system.pptx
Logic gates and Digital system.pptxLogic gates and Digital system.pptx
Logic gates and Digital system.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptx
 
logic gates
logic gates logic gates
logic gates
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Logic gates and Boolean.pdf
Logic gates and Boolean.pdfLogic gates and Boolean.pdf
Logic gates and Boolean.pdf
 
Logic gate
Logic gateLogic gate
Logic gate
 
Electronics: Logic Gates
Electronics: Logic GatesElectronics: Logic Gates
Electronics: Logic Gates
 
Digital logic
Digital logicDigital logic
Digital logic
 
INTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATESINTRODUCTION OF LOGIC GATES
INTRODUCTION OF LOGIC GATES
 
Logic gates
Logic gatesLogic gates
Logic gates
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 
Logic gates
Logic gatesLogic gates
Logic gates
 
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdfM. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
 
adict2022_315_M.A.HASMA_IICT#1.pptx
adict2022_315_M.A.HASMA_IICT#1.pptxadict2022_315_M.A.HASMA_IICT#1.pptx
adict2022_315_M.A.HASMA_IICT#1.pptx
 
ICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptxICT Basic Logic Gates Lessons.pptx
ICT Basic Logic Gates Lessons.pptx
 
CSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic GatesCSEC Physics Review - Introduction To Logic Gates
CSEC Physics Review - Introduction To Logic Gates
 
067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
 
067 [BEEE].pptx
067 [BEEE].pptx067 [BEEE].pptx
067 [BEEE].pptx
 

Mais de Param Radadiya (6)

Technical Proposal for computer laboratory setup
Technical Proposal for computer laboratory setupTechnical Proposal for computer laboratory setup
Technical Proposal for computer laboratory setup
 
Strategies to improve english writing
Strategies to improve english writing Strategies to improve english writing
Strategies to improve english writing
 
Superconductivity
SuperconductivitySuperconductivity
Superconductivity
 
Database architacture
Database architactureDatabase architacture
Database architacture
 
Database users
Database usersDatabase users
Database users
 
Type of Database Management System
Type of Database Management SystemType of Database Management System
Type of Database Management System
 

Último

Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 

Último (20)

Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
Real Time Object Detection Using Open CV
Real Time Object Detection Using Open CVReal Time Object Detection Using Open CV
Real Time Object Detection Using Open CV
 
A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu SubbuApidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
MS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsMS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectors
 
Apidays Singapore 2024 - Scalable LLM APIs for AI and Generative AI Applicati...
Apidays Singapore 2024 - Scalable LLM APIs for AI and Generative AI Applicati...Apidays Singapore 2024 - Scalable LLM APIs for AI and Generative AI Applicati...
Apidays Singapore 2024 - Scalable LLM APIs for AI and Generative AI Applicati...
 
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
 

Basic logic gates

  • 2. Logic gates are devices that can combine multiple inputs at independent logic levels and come up with an output accordingly. There are many kinds of logic gates, and the distinction lies in that each kind processes the inputs differently, and may give different outputs for the same inputs. The way the logic gate processes different inputs is given in a truth table for that gate, which lists all the possible combinations of inputs next to their outputs. An example is given for a simple one-input gate with the function of giving the opposite logic level at the output to the one at the input. The inputs are given on the left, and the outputs are on the right. Generally, the inputs are called A, B, C, etc., and the output is labelled Q. In this case, there are only two possible inputs, 1 or 0, but logic gates can have any number of inputs. Introduction: Param Radadiya 2
  • 3. ➢ AND gate : • The AND gate is an electronic circuit that gives a true output (1) only if all its inputs are true. A dot (·) is used to show the AND operation i.e. A·B. • Note that the dot is sometimes omitted i.e. AB (Symbol) Input A Input B Output Y = A∙B 0 0 0 0 1 0 1 0 0 1 1 1 Inputs Output • Boolean Expression : Y = A∙B (Truth Table) (Circuit) Param Radadiya 3
  • 4. ➢NOT gate : • The NOT gate is an circuit that gives inverse output of given input. • It’s also known as an inverter. (Symbol) Inputs Output • Boolean Expression : Y = Ā or Y = A’ Switch A Switch B Output Y = A+B 0 0 0 0 1 1 (Truth Table) (Circuit) Param Radadiya 4
  • 5. ➢OR gate : • The OR gate is an electronic circuit that gives a true output (1) if one or more of its inputs are true. A plus (+) is used to show the OR operation. (Symbol) Inputs Output • Boolean Expression : Y = A+B Input A Input B Output Y = A+B 0 0 0 0 1 1 1 0 1 1 1 1 (Truth Table) (Circuit) Param Radadiya 5
  • 6. ➢NAND gate : •This is a NOT-AND gate which is equal to an AND gate followed by a NOT gate. •It’s UNIVERSAL gate. •The outputs of all NAND gates are true if any of the inputs are false. •The symbol is an AND gate with a small circle on the output. The small circle represents inversion (Symbol) Inputs Output • Boolean Expression : Y = 𝐴 ∙ 𝐵 Input A Input B Output Y = 𝐴 ∙ 𝐵 0 0 1 0 1 1 1 0 1 1 1 0 (Truth Table) Param Radadiya 6
  • 7. ➢NOR gate : •This is a NOT-OR gate which is equal to an OR gate followed by a NOT gate. •It’s UNIVERSAL gate. •The outputs of all NOR gates are false if any of the inputs are true. •The symbol is an OR gate with a small circle on the output. The small circle represents inversion. (Symbol) Inputs Output • Boolean Expression : Y = 𝐴 + 𝐵 Input A Input B Output Y = 𝐴 + 𝐵 0 0 1 0 1 0 1 0 0 1 1 0 (Truth Table) Param Radadiya 7
  • 8. ➢EX-OR gate : • The 'Exclusive-OR' gate is a circuit which will give a true output if either, but not both, of its two inputs are true. • An encircled plus sign (⊕) is used to show the EXOR operation. (Symbol) Inputs Output • Boolean Expression : Y = A ⊕B Input A Input B Output Y = A ⊕B 0 0 0 0 1 1 1 0 1 1 1 0 (Truth Table) Param Radadiya 8
  • 9. ➢EX-NOR gate : •The 'Exclusive-NOR' gate circuit does the opposite to the EXOR gate. •It will give a false output if either, but not both, of its two inputs are true. •The symbol is an EXOR gate with a small circle on the output. •The small circle represents inversion. (Symbol) Inputs Output • Boolean Expression : Y =A ⊕ B Input A Input B Output Y =A ⊕ B 0 0 1 0 1 0 1 0 0 1 1 1 (Truth Table) Param Radadiya 9