Enviar pesquisa
Carregar
186 193
•
1 gostou
•
175 visualizações
E
Editor IJARCET
Seguir
Tecnologia
Design
Denunciar
Compartilhar
Denunciar
Compartilhar
1 de 8
Baixar agora
Baixar para ler offline
Recomendados
DESIGN AND IMPLEMENTATION OF 64-BIT ARITHMETIC LOGIC UNIT ON FPGA USING VHDL
DESIGN AND IMPLEMENTATION OF 64-BIT ARITHMETIC LOGIC UNIT ON FPGA USING VHDL
sateeshkourav
VHDL Implementation Of 64-bit ALU
VHDL Implementation Of 64-bit ALU
IOSR Journals
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
IJEEE
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Rahul Borthakur
Nikita Resume
Nikita Resume
nikitasanjose
EEL4851writeup.doc
EEL4851writeup.doc
butest
Digital System Design Basics
Digital System Design Basics
anishgoel
Recomendados
DESIGN AND IMPLEMENTATION OF 64-BIT ARITHMETIC LOGIC UNIT ON FPGA USING VHDL
DESIGN AND IMPLEMENTATION OF 64-BIT ARITHMETIC LOGIC UNIT ON FPGA USING VHDL
sateeshkourav
VHDL Implementation Of 64-bit ALU
VHDL Implementation Of 64-bit ALU
IOSR Journals
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
IJEEE
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Rahul Borthakur
Nikita Resume
Nikita Resume
nikitasanjose
EEL4851writeup.doc
EEL4851writeup.doc
butest
Digital System Design Basics
Digital System Design Basics
anishgoel
Resume
Resume
jaydippatel
Cadancesimulation
Cadancesimulation
Gautham Reddy
Design and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
Asic
Asic
rajeevkr35
Reconfigurable Computing
Reconfigurable Computing
ppd1961
Fpga implementation of multilayer feed forward neural network architecture us...
Fpga implementation of multilayer feed forward neural network architecture us...
Ece Rljit
Review paper on 32-BIT RISC processor with floating point arithmetic
Review paper on 32-BIT RISC processor with floating point arithmetic
IRJET Journal
MUNDOS VIRTUALES 2012
MUNDOS VIRTUALES 2012
I3NET
Resume mixed signal
Resume mixed signal
tarora1
Resume analog
Resume analog
tarora1
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
vlsi design flow
vlsi design flow
Anish Gupta
CMOS Topic 7 -_design_methodology
CMOS Topic 7 -_design_methodology
Ikhwan_Fakrudin
Cn33543547
Cn33543547
IJERA Editor
Semi Custom Integrated Circuit Design
Semi Custom Integrated Circuit Design
Dr.YNM
Field-programmable gate array
Field-programmable gate array
PrinceArjun1999
ASIC
ASIC
Gourab Palui
Iaetsd a design of fpga with ledr encoding and
Iaetsd a design of fpga with ledr encoding and
Iaetsd Iaetsd
8 bit alu design
8 bit alu design
Shobhan Pujari
185 189
185 189
Editor IJARCET
244 251
244 251
Editor IJARCET
70 74
70 74
Editor IJARCET
Mais conteúdo relacionado
Mais procurados
Resume
Resume
jaydippatel
Cadancesimulation
Cadancesimulation
Gautham Reddy
Design and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
Asic
Asic
rajeevkr35
Reconfigurable Computing
Reconfigurable Computing
ppd1961
Fpga implementation of multilayer feed forward neural network architecture us...
Fpga implementation of multilayer feed forward neural network architecture us...
Ece Rljit
Review paper on 32-BIT RISC processor with floating point arithmetic
Review paper on 32-BIT RISC processor with floating point arithmetic
IRJET Journal
MUNDOS VIRTUALES 2012
MUNDOS VIRTUALES 2012
I3NET
Resume mixed signal
Resume mixed signal
tarora1
Resume analog
Resume analog
tarora1
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD Editor
vlsi design flow
vlsi design flow
Anish Gupta
CMOS Topic 7 -_design_methodology
CMOS Topic 7 -_design_methodology
Ikhwan_Fakrudin
Cn33543547
Cn33543547
IJERA Editor
Semi Custom Integrated Circuit Design
Semi Custom Integrated Circuit Design
Dr.YNM
Field-programmable gate array
Field-programmable gate array
PrinceArjun1999
ASIC
ASIC
Gourab Palui
Iaetsd a design of fpga with ledr encoding and
Iaetsd a design of fpga with ledr encoding and
Iaetsd Iaetsd
8 bit alu design
8 bit alu design
Shobhan Pujari
Mais procurados
(19)
Resume
Resume
Cadancesimulation
Cadancesimulation
Design and implementation of low power
Design and implementation of low power
Asic
Asic
Reconfigurable Computing
Reconfigurable Computing
Fpga implementation of multilayer feed forward neural network architecture us...
Fpga implementation of multilayer feed forward neural network architecture us...
Review paper on 32-BIT RISC processor with floating point arithmetic
Review paper on 32-BIT RISC processor with floating point arithmetic
MUNDOS VIRTUALES 2012
MUNDOS VIRTUALES 2012
Resume mixed signal
Resume mixed signal
Resume analog
Resume analog
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
vlsi design flow
vlsi design flow
CMOS Topic 7 -_design_methodology
CMOS Topic 7 -_design_methodology
Cn33543547
Cn33543547
Semi Custom Integrated Circuit Design
Semi Custom Integrated Circuit Design
Field-programmable gate array
Field-programmable gate array
ASIC
ASIC
Iaetsd a design of fpga with ledr encoding and
Iaetsd a design of fpga with ledr encoding and
8 bit alu design
8 bit alu design
Destaque
185 189
185 189
Editor IJARCET
244 251
244 251
Editor IJARCET
70 74
70 74
Editor IJARCET
Chapter 15 Slideshow
Chapter 15 Slideshow
Caleb Helton
1 7
1 7
Editor IJARCET
319 325
319 325
Editor IJARCET
Tu sitio de encuentro
Tu sitio de encuentro
guest7b70bf
Destaque
(7)
185 189
185 189
244 251
244 251
70 74
70 74
Chapter 15 Slideshow
Chapter 15 Slideshow
1 7
1 7
319 325
319 325
Tu sitio de encuentro
Tu sitio de encuentro
Semelhante a 186 193
Introduction to Advanced embedded systems course
Introduction to Advanced embedded systems course
anishgoel
The Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging System
Melissa Luster
Unit 5_Realizing Applications in FPGA.pdf
Unit 5_Realizing Applications in FPGA.pdf
kanyaakiran
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
Ijet12 04-04-020
Ijet12 04-04-020
Megha Panchariya
Fpg as 11 body
Fpg as 11 body
Rameez Raja
Nios2 and ip core
Nios2 and ip core
anishgoel
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
Ashish Sadavarti
Brochure (2016-01-30)
Brochure (2016-01-30)
Jonah McLeod
IJCRT2006062.pdf
IJCRT2006062.pdf
ssuser1e1bab
Design and implementation of microcontroller in fpga for io t
Design and implementation of microcontroller in fpga for io t
IJARIIT
Lecture1 - Computer Architecture
Lecture1 - Computer Architecture
Volodymyr Ushenko
Over view of Microprocessor 8085 and its application
Over view of Microprocessor 8085 and its application
iosrjce
C010620914
C010620914
IOSR Journals
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
ijceronline
Understanding Intel Products from DarrenYaoYao
Understanding Intel Products from DarrenYaoYao
DarrenYaoYao
IRJET- FPGA based Controller Design for Mobile Robots
IRJET- FPGA based Controller Design for Mobile Robots
IRJET Journal
Embedded system
Embedded system
VishwasJangra
11 15
11 15
Editor IJARCET
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
Arti Parab Academics
Semelhante a 186 193
(20)
Introduction to Advanced embedded systems course
Introduction to Advanced embedded systems course
The Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging System
Unit 5_Realizing Applications in FPGA.pdf
Unit 5_Realizing Applications in FPGA.pdf
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
Ijet12 04-04-020
Ijet12 04-04-020
Fpg as 11 body
Fpg as 11 body
Nios2 and ip core
Nios2 and ip core
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
Brochure (2016-01-30)
Brochure (2016-01-30)
IJCRT2006062.pdf
IJCRT2006062.pdf
Design and implementation of microcontroller in fpga for io t
Design and implementation of microcontroller in fpga for io t
Lecture1 - Computer Architecture
Lecture1 - Computer Architecture
Over view of Microprocessor 8085 and its application
Over view of Microprocessor 8085 and its application
C010620914
C010620914
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
Understanding Intel Products from DarrenYaoYao
Understanding Intel Products from DarrenYaoYao
IRJET- FPGA based Controller Design for Mobile Robots
IRJET- FPGA based Controller Design for Mobile Robots
Embedded system
Embedded system
11 15
11 15
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
Mais de Editor IJARCET
Electrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturization
Editor IJARCET
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207
Editor IJARCET
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199
Editor IJARCET
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204
Editor IJARCET
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194
Editor IJARCET
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189
Editor IJARCET
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185
Editor IJARCET
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176
Editor IJARCET
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172
Editor IJARCET
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164
Editor IJARCET
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158
Editor IJARCET
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154
Editor IJARCET
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147
Editor IJARCET
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124
Editor IJARCET
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142
Editor IJARCET
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138
Editor IJARCET
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129
Editor IJARCET
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118
Editor IJARCET
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113
Editor IJARCET
Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107
Editor IJARCET
Mais de Editor IJARCET
(20)
Electrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturization
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107
Último
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
UiPathCommunity
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial Buildings
Memoori
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
Mark Billinghurst
Vector Databases 101 - An introduction to the world of Vector Databases
Vector Databases 101 - An introduction to the world of Vector Databases
Zilliz
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
Sergiu Bodiu
My INSURER PTE LTD - Insurtech Innovation Award 2024
My INSURER PTE LTD - Insurtech Innovation Award 2024
The Digital Insurer
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
Lorenzo Miniero
Training state-of-the-art general text embedding
Training state-of-the-art general text embedding
Zilliz
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
null - The Open Security Community
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brand
gvaughan
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
2toLead Limited
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
comworks
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Mark Simos
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
Dubai Multi Commodity Centre
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
Slibray Presentation
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
BookNet Canada
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easy
Alfredo García Lavilla
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
BookNet Canada
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 Presentation
Ridwan Fadjar
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Patryk Bandurski
Último
(20)
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial Buildings
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
Vector Databases 101 - An introduction to the world of Vector Databases
Vector Databases 101 - An introduction to the world of Vector Databases
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
My INSURER PTE LTD - Insurtech Innovation Award 2024
My INSURER PTE LTD - Insurtech Innovation Award 2024
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
Training state-of-the-art general text embedding
Training state-of-the-art general text embedding
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brand
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easy
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 Presentation
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
186 193
1.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Design & Implementation of 64 bit ALU for Instruction Set Architecture & Comparison between Speed/Power Consumption on FPGA 1 Rajeev Kumar Coordinator M.Tech ECE, Deptt of ECE, IITT College, Punjab rajeevpundir@hotmail.com 2 Manpreet Kaur M.Tech ECE, IITT College gillmanpreet65@yahoo.co.in _____________________________________________________________________________________ Abstract In the present paper design of 64 bit ALU is presented. Arithmetic Logical Unit is the part of Microprocessor. All the arithmetic & logical functions are performed inside the ALU. So ALU is the heart of the microprocessor.The speed of the ALU decides the speed of the microprocessor. Now in MOS Technology the power consumption is depend upon then switching frequency of the clock as P=CV2f Here P is the power consumption C is the capacitance of the interconnections f is the clock frequency of the design So if the clock frequency is reduced then the power consumption is less but on the other side of the coin the speed (performance) is reduced at a significant amount.So we should choose a architecture so that when no instruction is available to ALU it is transferred in power down mode i.e during the waiting states no power is consumed by the ALU.ALU is the part of the instruction set architecture defined the microarchitecture of the processor. The processor architecture is defined by the instruction set. Keywords ALU, ISA , Microprocessor, MOS Technology, Power Consumption, Power Down mode, Speed Introduction Processor is the brain of the computer. Now ALU is the heart of the processor. In the designing of superscalar processors Fetch, Decode, Execute & Write back stages are present. Now ALU is the building block of the Execute stage. Now to execute the instruction operation code & the operand (digital data) is required. Now the Opcode is transferred by control unit tell the processor which operation is done at which time. Now the two operands of desired width is transferred by the register file. In this particular paper design of 64 bit ALU is presented which is operated at low power consumption. Low power design is important in hand held devices such as mobile phones in which long backup of the battery are required. In the present design if instruction is not available to ALU then it becomes off i.e no power is consumed. So this is the additional arrangement in the present design. 186 All Rights Reserved © 2012 IJARCET
2.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Architecture Design First of all the specifications are written first. In the present architecture x & y is the 64 bit input (operands) and z is the 64 bit output. Here clk is the clock signal taken as negative edge triggered for fast triggering. Here the clock contains a period of 100ns i.e 10MHz frequency. control is the control signal generated by the Finite State Machine (FSM) tell the ALU which operation is done. Which operation is done by the ALU is decided by the instruction set of the processor . Instruction Set Instruction Set of the Processor contains 16 different instructions such as arithmetic, logical, shifting operations & data transfer instructions which are given as follows Instruction Opcode NAND 1000 Add 0000 NOR 1001 Sub 0001 Bitwise AND 1010 Mul 0010 Bitwise OR 1011 Logical AND 0011 Bitwise NAND 1100 Logical OR 0100 Bitwise NOR 1101 Left Shift 0101 Move 1110 Right Shift 0110 Compare 1111 NOT 0111 Power Down Mode zzzz Simulation Result After architecture design the specifications are converted into RTL (Register Transfer Level).RTL is written in Verilog HDL (Hardware Description Language).Now to check the functionality simulation is done in modelsim.Here the clock latency of the clock is 8.The frequency of the clock is 10MHz. 187 All Rights Reserved © 2012 IJARCET
3.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Synthesis Report To generate the gate level netlist Xilinx ISE 9.2i is used. So that the design is technology dependent. To generate the netlist Synthesis is done on Spartan2 FPGA.As we see from the table Gate count is 36308.Now the final Chip contains 196 pins. So the final design is implemented on 0.18µm CMOS Technology. Chip Floorplan 188 All Rights Reserved © 2012 IJARCET
4.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Chipdesign Power Report 189 All Rights Reserved © 2012 IJARCET
5.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Final Result Parameter Value Clock Latency 8 Net Delay 5.753ns Gate Delay 6.959ns LUT 3354 Slices 1696 Setup Time 32.463ns Hold Time 6.956ns Fanout 64 Power Consumption 7mW Speed 203.087MHz Estimation of Performance Parameters on FPGA Parameter Spartan2 Spartan 3A Virtex 4 Virtex E Virtex 2Pro Net Delay(ns) 5.753 4.891 3.487 5.047 2.962 Gate Delay(ns) 6.959 5.271 3.766 5.967 3.340 LUT 3354 1699 1486 3573 1699 Slices 1696 940 827 1893 924 Setup Time(ns) 32.463 21.488 16.827 22.549 14.368 Hold Time(ns) 6.956 5.271 3.766 5.967 3.340 Fanout 64 64 64 64 64 Power 7 179 129 7 54 Consumption (mW) Speed(MHz) 203.087 403.234 597.086 212.811 452.131 190 All Rights Reserved © 2012 IJARCET
6.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 Results FPGA/Speed FPGA/Power Consumption 191 All Rights Reserved © 2012 IJARCET
7.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 FPGA/LUT FPGA/Slices Discussion & Conclusion The final design is implemented on 0.18µm CMOS Technology with gate count of 36308.Present design is used for low power consumption. In future we can implement the design for low chip area i.e the low fabrication cost. The design can be done for high speed but in that case the power consumption increases. So there is a compromise between the speed & power consumption. The final design supports 203.087 MHz clock frequency when implemented on FPGA. Virtex 4 provides the highest speed & Spartan 2 provides the lowest power consumption. Virtex 4 Provides low chip area (slices are less).Among these architectures Virtex E provides high speed and low power consumption. References [1]L.Benini, G.D., Micheli, “Dynamic Power Management,” 1st ed.Springer, Nov 1997, pp.24-25 [2]Steve Furber, ARM: System on Chip Architecture, Addison –Wesley, second edition, 2000. [3]D.A Patterson & J.L Henessey, Computer Architecture: A Quantative Approach, Sant Mateo, 192 All Rights Reserved © 2012 IJARCET
8.
ISSN: 2278 –
1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 4, June 2012 CA: Morgan Kaufman, 1989. [4] Dr.R.S Ramchandran, “Digital VLSI System Design”, IIT Madras [5]Computer Architecture & Parallel Processing, Kai Hwang [6]Rajeev Kumar, “Design of 64bit Register File for VLIW Processor Architecture”, IJERA vol.2, issue.3, May-June 2012, pp.183-186. Rajeev Kumar obtained his MSc Electronic Science & M.Tech (Microelectronics & VLSI Design) Degree from Deptt of Electronic Science, Kurukshetra University, Kurukshetra (Haryana).Currently working as Coordinator M.Tech ECE Program in IITT College of Engineering, Punjab. He is the member of R&D in the IITT College. He is also the member of IAENG (International Association of Engineers), Research Gates & Silicon India. He worked in the field of High Speed Processor Architecture, Low Power VLSI Design & Implementation of Hardware for DSP. He is currently involved in Design & Implementation of VLIW Processor for Reconfigurable Architecture. In future he is interested to work in ASIP Design for Low Power, Design of Hardware for Neural Network and Design of DSP Processor for Image Processing. He is keen for Reconfigurable Computing. During M.Tech they are involved in Full Custom design of 0.1µm NMOS inverter. For Synthesis purpose in Verilog HDL based design they used the library of Semi Custom Design (ASIC) & FPGA. He is involved logic verification of gates & architecture in C Language in Linux Operating System. They worked in the area of Microelectronics during MSc Electronic Science (Thin Film Deposition, Photolithography & Wet Etching). Manpreet Kaur done his B.Tech ECE from Bhutta College of Engineering Ludhiana, Punjab.Pursuing M.Tech ECE form IITT College of Engineering,Punjab.In B.Tech they done their project in Dynamic Host Configuration.Her research interest is DSP, Wireless & Mobile Communication, and Low Power VLSI Design. In future she is interested to work in high performance Reconfigurable Computing. 193 All Rights Reserved © 2012 IJARCET
Baixar agora