SlideShare uma empresa Scribd logo
1 de 14
Baixar para ler offline
1© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d .
The F u t u r e o f
S y s t em V er i l o g V er i f i c a t i o n
Jon Michelson
C isco S y st em s
C o-a u t hor : “T he A r t of V er if ica t ion w it h S y st em V er ilog A sser t ions”
C o-a u t hor : “T he A r t of V er if ica t ion w it h V er a ”
S ilicon V a lley V er if ica t ion L u ncheon 1 1 / 8 / 0 5
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 222
Agenda
• Current status and verification benefits
• A dvances req uire better tool s
• N eed m ore L R M im p rovem ents
• S ug g ested L R M im p rovem ents
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 333
W h er e Ar e W e?
• SystemVerilog grea tly imp rov es u p on Verilog 2 0 0 1 in 4 a rea s
Testbench ( S V -TB )
O bj ects, co nstr a i nts, co v er a g e, etc.
A sser ti o ns ( S V A )
Tem p o r a l sp eci f i ca ti o ns, a sser ti o ns, co v er a g e, etc.
D esi g n ( S V -D )
D a ta ty p es, a r r a y s, i nter f a ces, o p er a to r s, etc.
A P I ( D P I )
C o nnecti ng C + + , P er l , a nd 3 rd p a r ty to o l s
• I’m u n a w a re of a n y v en d or imp lemen tin g a ll of it yet
B u t to o l s a r e co m i ng ( to o sl o w l y p er ha p s, bu t sti l l …)
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 444
V er i f i c at i o n B enef i t s
• In isolation, each area of improvement is just a similar way to d o it
SV-D : Ve r a a n d E ( s t r u c t u r e s , o p e r a t o r s , e t c . )
SV-T B : Ve r a a n d E
SVA : O VA a n d P SL
• B ut verification req uires all 4 areas, and all 4 areas have finally
b ecome a cohesive lang uag e
A s s e r t i o n s a r e n o t q u a r a n t i n e d i n c o m m e n t s
SV-T B c a n r e a c t t o a s s e r t i o n s a n d v i s a -v e r s a
SV-T B c a n l e v e r a g e d a t a s t r u c t u r e s u s e d b y D U T a n d v i s a -v e r s a
D V a n d d e s i g n c o d e c a n b e i n t e r m i n g l e d
H e l p s b l u r t h e l i n e b e t w e e n d e s i g n e r a n d D Ve r , e a s e s m a i n t e n a n c e ,
d e c r e a s e s t h e p r o b a b i l i t y o f “f o r g o t t e n ” v e r i f i c a t i o n , e t c .
N o P L I p e r f o r m a n c e b o t t l e n e c k s
O t h e r p e r f o r m a n c e i m p r o v e m e n t s f r o m c o m p i l a t i o n & s i n g l e k e r n e l
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 555
M u l t i v endo r C o m p at i b i l i t y
• D o not u nd er est im a t e t he b enef it s of 1 la ng u a g e – t hey help
t r em end ou sly – b u t t he b ig w in is m u lt iv end or com p a t ib ilit y
• C hip / sy st em t ea m s a r e now d ist r ib u t ed a cr oss b u siness u nit s,
g eog r a p hies, ev en com p a nies
D ist r ib u t ed t ea m s t end t o ha v e d if f er ent t ool set s, b u t cod e sha r ing
is im p er a t iv e g iv en com p lex it y , r eu se, a nd sched u le
• U ser s need m u lt ip le v end or s f or solid ex ecu t ion a nd innov a t ion
N e w v e n d o r s ( i . e . i n n o v a t i o n ) n e e d l o t s o f u s e r s f o r m a r k e t j u s t i f i c a t i o n
• O nly p ossib le w it h st a nd a r d iz a t ion of com p r ehensiv e const r u ct s
O t her su p p osed st a nd a r d s ha v e com e a nd g one
I t ’s only r ea lly a st a nd a r d if a t lea st 2 m a j or v end or s ha v e
com p a t ib le im p lem ent a t ions of a n L R M
( A nd it d oesn’t m a t t er w ha t neu t r a l b od y r a t if ies t he L R M – I E E E ,
A cceller a , S t a nd a r d s R U s, et c. )
S V w ill b e f ir st t o g et t her e f or d esig n, T B , a nd a sser t ions
A ll 3 m a j or v end or s com m it t ed & t ons of sm a ller v end or s t oo
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 666
Adv anc ed F eat u r es R eq u i r e B et t er T o o l s
• W a v ef orm v iew ers n eed more in tu itiv e d eb u ggin g f ea tu res
A sser ti o ns ha v e m u l ti p l e co ncu r r ent a ttem p ts
E a ch a ttem p t ha s br a nches co nta i ni ng u ni q u e l o ca l v a r i a bl e
i nsta nces
N eed to see l o ca l v a r i a bl e f l o w thr o u g h these br a nches
N eed to see a l l S V A l a y er s si nce they beha v e d i f f er entl y
M u l ti p l e m a tches a t seq u ence l a y er v s. si ng l e m a tch a t p r o p er ty
l a y er
N eed to d i sti ng u i sh betw een v a cu o u s a nd no n-v a cu o u s m a tches
Testbench i s o bj ect o r i ented a nd d y na m i c
W a v ef o r m v i ew er s need to beco m e m o r e l i k e d ebu g g er s
• SVA coverage should automatically bin expressions
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 777
Advanced Features Require Better Tools (Cont.)
• Imp rov ed in tegra tion of f orma l a n a lysis a n d f u n c tion a l
simu la tion
Sop h istic a ted c on stra in t solv ers b a sed on mod el
c h ec k in g to imp rov e gen era l a n d c orn er c a se c ov era ge
E limin a te n eed f or d irec ted p a rt of d irec ted ra n d om
C u rren t c on stra in t solv ers tou t solv er c a p a c ity,
f lex ib ility, a n d solu tion d istrib u tion s
W e n eed to sta rt ta lk in g a b ou t time to c ov era ge a s w ell
• Build one t es t b enc h w it h a ll leg a l S y s t em V er ilog
c ons t r uc t s t h a t b ot h s im ula t ion a nd f or m a l c a n us e
C on trol logic is b est ex p ressed in a ssertion s w h ile d a ta
p a th is b est ex p ressed in c la sses
W rite on c e, u se ev eryw h ere
M ore n a tu ra l d u a l-u se f orma l / simu la tion en v iron men ts
W ill en a b le b roa d d ep loymen t of f orma l tec h n ology
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 888
N eed to Continue Rap id L RM I m p rovem ents
• SystemVerilog is ma n y h u ge step s f orw a rd f rom
Verilog 2 0 0 1 , b u t…
• A c c ellera / I E E E / w h oev er n eed s to k eep imp rov in g
it ra p id ly to c on tin u e a c c elera tin g p rod u c tiv ity
• P rop rieta ry la n gu a ge ex ten sion s sh ou ld n ot get
too f a r a h ea d of th e sta n d a rd
Otherwise we’re b a c k where we sta rted with n o
“ef f ec tiv e” sta n d a rd
• I en c ou ra ge E D A v en d ors to d on a te th eir SV L R M
in n ov a tion s immed ia tely
A v o id d el a y in g d o n a tio n o f p ro p rieta ry ex ten sio n s
U sers wil l a d o p t sta n d a rd s ( see p rev io u s d ef in itio n )
m u c h f a ster tha n p ro p rieta ry ex ten sio n s
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 999
H ow to Com p ete w ith Q uick L RM S ub m ission
• T h ere’s p len ty of room to d if f eren tia te tools
elsew h ere:
P erf o rm a n c e: sp eed & m em o ry u sa g e
Q u a l ity o f resu l ts
S ta b il ity
I n teg ra tio n o f a n c il l a ry to o l s
B ro a d su p p o rt f o r L R M f ea tu res
S o p histic a ted im p l em en ta tio n o f ra tif ied L R M f ea tu res
B ec o m e the p erc eiv ed l ea d ers with n ewl y d o n a ted a n d
sta n d a rd iz ed f ea tu res
• D if f eren tia te b a sed on imp lemen ta tion , n ot
b a sed on p rop rieta ry la n gu a ge ex ten sion s
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 101010
S u gges t ed S V A I m p r o v em ent s
• 3 . 1 a ( P 1 8 0 0 ) is a grea t sta rt, b u t…
• R emov e d istin c tion s b etw een seq u en c e a n d p rop erty la yers
I t’s need l ess co m p l ex i ty a nd co nf u si o n f o r u ser s
L a ck o f co nca tena ti o n a t p r o p er ty l a y er ca u ses need l ess
co nto r ti o ns
S ho u l d d ef i ne i m p l i ca ti o ns a nd no t a t the seq u ence l a y er
• A l l o w c l a sses to in sta n tia te seq u en c es a n d p ro p erties
C o nstr a i nt so l v er ca n no w ea si l y u se r esu l ts o f tem p o r a l
ex p r essi o ns – a g r ea t w a y to bu i l d tr a nsa cto r s a nd
g ener a to r s
C heck er s ca n no w u se a sser ti o ns a nd ea si l y r ea ct to them
W i tho u t d i r ect i nsta nti a ti o n, r ea cti v i ty i s cu m ber so m e
R em o v es o bj ect o r i ented benef i ts a nd i s no t sca l a bl e
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 111111
S u gges t ed S V A I m p r o v em ent s ( C o nt )
• D i f f er enti a te betw een v a cu o u s a nd no n-v a cu o u s m a tches
P er ha p s a d d p r op er t y m et hod s . v a cu ou s a nd . non_ v a cu ou s or
ex t end end ed / m a t ched / t r ig g er ed t o a p p ly t o p r op er t ies w it h a
p a r a m et er f or v a cu ou s, nonv a cu ou s, or b ot h
W ill clea n u p com p lem ent ed im p lica t ions, cha ined im p lica t ions, a nd
p r oced u r a l r ea ct iv it y t o im p lica t ions
• A l l o w v a r i a bl es i n r ep ea t r a ng e ex p r essi o ns
( W it h clea r sem a nt ics a b ou t w hen t hey a r e sa m p led )
• A l l o w i nf i ni te r ep ea t: a [ * $ ]
( T his is d if f er ent t ha n a [ * 0 : $ ] )
• A l l o w neg a ti v e d el a y s a s sy nta cti c su g a r f o r $ p a st
• A l l o w m o r e co m p l ex d a ta ty p es ( cl a sses) w i thi n a sser ti o ns
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 121212
S u gges t ed T es t b enc h I m p r o v em ent s
• 3 . 1 a and P 1 8 0 0 testbench constructs are a
g reat start, but…
• U sers need th e rest of V era and E in
S y stem V eril og
A O P
Strea m G en era tor
O th er min or th in gs
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 131313
S u m m ar y
• SV p rov id es a sin gle, c oh esiv e la n gu a ge to en a b le h igh er
p erf orma n c e, mu ltiv en d or, mod ern v erif ic a tion en v iron men ts
• M u ltiv en d or c omp a tib ility is req u ired b y tod a y’s
d ev elop men t en v iron men ts
• A d v a n c ed f ea tu res req u ire tool in n ov a tion s
• A d v a n c in g p rod u c tiv ity a lso req u ires L R M imp rov emen ts
• M u ltiv en d or sta n d a rd iz a tion w ill a c c elera te tool in n ov a tion s
a n d sh ou ld a c c elera te L R M imp rov emen ts
• Ven d ors sh ou ld d if f eren tia te b a sed on imp lemen ta tion of th e
ra tif ied sp ec a n d d on a te sp ec imp rov emen ts q u ic k ly
© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 141414
F o r M o r e S y s t em V er i l o g As s er t i o ns …
• T o p ic s C o v ered :
A sser ti o n-ba sed v er i f i ca ti o n w i th
si m u l a ti o n a nd f o r m a l a na l y si s
S V A ca p a bi l i ti es w i th p r a cti ca l
v er i f i ca ti o n ex a m p l es
B o o l ea ns
S eq u ences
P r o p er ti es
A sser ti o ns, co v er a g e, a nd
a ssu m p ti o ns
S h ip p ing 1 Q 2 0 0 6
http://http://w w w . v e r i f i c a ti o n c e n tr a l . c o mw w w . v e r i f i c a ti o n c e n tr a l . c o m
T o s u b s c r i b e t o p r e o r d e r l i s t p l e a s e v i s i t :T o s u b s c r i b e t o p r e o r d e r l i s t p l e a s e v i s i t :

Mais conteúdo relacionado

Mais procurados

Recetas de cocteles
Recetas de coctelesRecetas de cocteles
Recetas de coctelesomixboiro
 
All about aws security course
All about aws security courseAll about aws security course
All about aws security courseShivamSharma909
 
Como testar componentes no local com multimetro digital
Como testar componentes no local com multimetro digitalComo testar componentes no local com multimetro digital
Como testar componentes no local com multimetro digitalnomaki03
 
Conditions of engagement and professional fees 
Conditions of engagement and professional fees Conditions of engagement and professional fees 
Conditions of engagement and professional fees Anupama Krishnan
 
Sion profile eng
Sion profile engSion profile eng
Sion profile engTran Tin
 
Numeric programming with spire
Numeric programming with spireNumeric programming with spire
Numeric programming with spireJ On The Beach
 
Urban analytix intro-june2019
Urban analytix intro-june2019Urban analytix intro-june2019
Urban analytix intro-june2019Simon Bailey
 
CloudEMS - An education management system
CloudEMS - An education management systemCloudEMS - An education management system
CloudEMS - An education management systemcloudvisionsys
 
Trabajo ley bode
Trabajo ley bode Trabajo ley bode
Trabajo ley bode Edgar C
 
Amazon deforestation – today’s action – tomorrows karma
Amazon deforestation – today’s action – tomorrows karmaAmazon deforestation – today’s action – tomorrows karma
Amazon deforestation – today’s action – tomorrows karmaBuddha Jeans Company
 
The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...
The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...
The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...Heiko Gebauer
 
Castle View Prospectuas 2014 2015
Castle View Prospectuas 2014 2015Castle View Prospectuas 2014 2015
Castle View Prospectuas 2014 2015Kathryn Evans
 
DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...
DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...
DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...DNX
 

Mais procurados (19)

Recetas de cocteles
Recetas de coctelesRecetas de cocteles
Recetas de cocteles
 
City Twist Media Kit
City Twist Media KitCity Twist Media Kit
City Twist Media Kit
 
New Parent Orientation 1
New Parent Orientation  1New Parent Orientation  1
New Parent Orientation 1
 
All about aws security course
All about aws security courseAll about aws security course
All about aws security course
 
Como testar componentes no local com multimetro digital
Como testar componentes no local com multimetro digitalComo testar componentes no local com multimetro digital
Como testar componentes no local com multimetro digital
 
Inmunologia
InmunologiaInmunologia
Inmunologia
 
Conditions of engagement and professional fees 
Conditions of engagement and professional fees Conditions of engagement and professional fees 
Conditions of engagement and professional fees 
 
Sion profile eng
Sion profile engSion profile eng
Sion profile eng
 
Numeric programming with spire
Numeric programming with spireNumeric programming with spire
Numeric programming with spire
 
Urban analytix intro-june2019
Urban analytix intro-june2019Urban analytix intro-june2019
Urban analytix intro-june2019
 
CloudEMS - An education management system
CloudEMS - An education management systemCloudEMS - An education management system
CloudEMS - An education management system
 
Trabajo ley bode
Trabajo ley bode Trabajo ley bode
Trabajo ley bode
 
Operational
OperationalOperational
Operational
 
XS Oracle 2009 VTD SR-IOV
XS Oracle 2009 VTD SR-IOVXS Oracle 2009 VTD SR-IOV
XS Oracle 2009 VTD SR-IOV
 
Amazon deforestation – today’s action – tomorrows karma
Amazon deforestation – today’s action – tomorrows karmaAmazon deforestation – today’s action – tomorrows karma
Amazon deforestation – today’s action – tomorrows karma
 
Offres
OffresOffres
Offres
 
The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...
The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...
The Service-Dominant Logic: Eine neue Perspektive für das Management von indu...
 
Castle View Prospectuas 2014 2015
Castle View Prospectuas 2014 2015Castle View Prospectuas 2014 2015
Castle View Prospectuas 2014 2015
 
DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...
DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...
DNX Workshop ★ Lifestyle Design – Deine ersten Schritte ins Digitale Nomadent...
 

Mais de DVClub

IP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the EnterpriseIP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the EnterpriseDVClub
 
Cisco Base Environment Overview
Cisco Base Environment OverviewCisco Base Environment Overview
Cisco Base Environment OverviewDVClub
 
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesIntel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesDVClub
 
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)DVClub
 
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)DVClub
 
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyStop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyDVClub
 
Validating Next Generation CPUs
Validating Next Generation CPUsValidating Next Generation CPUs
Validating Next Generation CPUsDVClub
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACTDVClub
 
Validation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentValidation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentDVClub
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal ValidationDVClub
 
Verification In A Global Design Community
Verification In A Global Design CommunityVerification In A Global Design Community
Verification In A Global Design CommunityDVClub
 
Design Verification Using SystemC
Design Verification Using SystemCDesign Verification Using SystemC
Design Verification Using SystemCDVClub
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-ExpressDVClub
 
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessSystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessDVClub
 
Efficiency Through Methodology
Efficiency Through MethodologyEfficiency Through Methodology
Efficiency Through MethodologyDVClub
 
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationPre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationDVClub
 
OpenSPARC T1 Processor
OpenSPARC T1 ProcessorOpenSPARC T1 Processor
OpenSPARC T1 ProcessorDVClub
 
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceIntel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceDVClub
 
Using Assertions in AMS Verification
Using Assertions in AMS VerificationUsing Assertions in AMS Verification
Using Assertions in AMS VerificationDVClub
 
Low-Power Design and Verification
Low-Power Design and VerificationLow-Power Design and Verification
Low-Power Design and VerificationDVClub
 

Mais de DVClub (20)

IP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the EnterpriseIP Reuse Impact on Design Verification Management Across the Enterprise
IP Reuse Impact on Design Verification Management Across the Enterprise
 
Cisco Base Environment Overview
Cisco Base Environment OverviewCisco Base Environment Overview
Cisco Base Environment Overview
 
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesIntel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
 
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)
 
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)
 
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyStop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification Methodology
 
Validating Next Generation CPUs
Validating Next Generation CPUsValidating Next Generation CPUs
Validating Next Generation CPUs
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACT
 
Validation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentValidation and Design in a Small Team Environment
Validation and Design in a Small Team Environment
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal Validation
 
Verification In A Global Design Community
Verification In A Global Design CommunityVerification In A Global Design Community
Verification In A Global Design Community
 
Design Verification Using SystemC
Design Verification Using SystemCDesign Verification Using SystemC
Design Verification Using SystemC
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
 
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessSystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification Process
 
Efficiency Through Methodology
Efficiency Through MethodologyEfficiency Through Methodology
Efficiency Through Methodology
 
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationPre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si Validation
 
OpenSPARC T1 Processor
OpenSPARC T1 ProcessorOpenSPARC T1 Processor
OpenSPARC T1 Processor
 
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceIntel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification Experience
 
Using Assertions in AMS Verification
Using Assertions in AMS VerificationUsing Assertions in AMS Verification
Using Assertions in AMS Verification
 
Low-Power Design and Verification
Low-Power Design and VerificationLow-Power Design and Verification
Low-Power Design and Verification
 

The Future of SystemVerilog Verification

  • 1. 1© 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . The F u t u r e o f S y s t em V er i l o g V er i f i c a t i o n Jon Michelson C isco S y st em s C o-a u t hor : “T he A r t of V er if ica t ion w it h S y st em V er ilog A sser t ions” C o-a u t hor : “T he A r t of V er if ica t ion w it h V er a ” S ilicon V a lley V er if ica t ion L u ncheon 1 1 / 8 / 0 5
  • 2. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 222 Agenda • Current status and verification benefits • A dvances req uire better tool s • N eed m ore L R M im p rovem ents • S ug g ested L R M im p rovem ents
  • 3. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 333 W h er e Ar e W e? • SystemVerilog grea tly imp rov es u p on Verilog 2 0 0 1 in 4 a rea s Testbench ( S V -TB ) O bj ects, co nstr a i nts, co v er a g e, etc. A sser ti o ns ( S V A ) Tem p o r a l sp eci f i ca ti o ns, a sser ti o ns, co v er a g e, etc. D esi g n ( S V -D ) D a ta ty p es, a r r a y s, i nter f a ces, o p er a to r s, etc. A P I ( D P I ) C o nnecti ng C + + , P er l , a nd 3 rd p a r ty to o l s • I’m u n a w a re of a n y v en d or imp lemen tin g a ll of it yet B u t to o l s a r e co m i ng ( to o sl o w l y p er ha p s, bu t sti l l …)
  • 4. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 444 V er i f i c at i o n B enef i t s • In isolation, each area of improvement is just a similar way to d o it SV-D : Ve r a a n d E ( s t r u c t u r e s , o p e r a t o r s , e t c . ) SV-T B : Ve r a a n d E SVA : O VA a n d P SL • B ut verification req uires all 4 areas, and all 4 areas have finally b ecome a cohesive lang uag e A s s e r t i o n s a r e n o t q u a r a n t i n e d i n c o m m e n t s SV-T B c a n r e a c t t o a s s e r t i o n s a n d v i s a -v e r s a SV-T B c a n l e v e r a g e d a t a s t r u c t u r e s u s e d b y D U T a n d v i s a -v e r s a D V a n d d e s i g n c o d e c a n b e i n t e r m i n g l e d H e l p s b l u r t h e l i n e b e t w e e n d e s i g n e r a n d D Ve r , e a s e s m a i n t e n a n c e , d e c r e a s e s t h e p r o b a b i l i t y o f “f o r g o t t e n ” v e r i f i c a t i o n , e t c . N o P L I p e r f o r m a n c e b o t t l e n e c k s O t h e r p e r f o r m a n c e i m p r o v e m e n t s f r o m c o m p i l a t i o n & s i n g l e k e r n e l
  • 5. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 555 M u l t i v endo r C o m p at i b i l i t y • D o not u nd er est im a t e t he b enef it s of 1 la ng u a g e – t hey help t r em end ou sly – b u t t he b ig w in is m u lt iv end or com p a t ib ilit y • C hip / sy st em t ea m s a r e now d ist r ib u t ed a cr oss b u siness u nit s, g eog r a p hies, ev en com p a nies D ist r ib u t ed t ea m s t end t o ha v e d if f er ent t ool set s, b u t cod e sha r ing is im p er a t iv e g iv en com p lex it y , r eu se, a nd sched u le • U ser s need m u lt ip le v end or s f or solid ex ecu t ion a nd innov a t ion N e w v e n d o r s ( i . e . i n n o v a t i o n ) n e e d l o t s o f u s e r s f o r m a r k e t j u s t i f i c a t i o n • O nly p ossib le w it h st a nd a r d iz a t ion of com p r ehensiv e const r u ct s O t her su p p osed st a nd a r d s ha v e com e a nd g one I t ’s only r ea lly a st a nd a r d if a t lea st 2 m a j or v end or s ha v e com p a t ib le im p lem ent a t ions of a n L R M ( A nd it d oesn’t m a t t er w ha t neu t r a l b od y r a t if ies t he L R M – I E E E , A cceller a , S t a nd a r d s R U s, et c. ) S V w ill b e f ir st t o g et t her e f or d esig n, T B , a nd a sser t ions A ll 3 m a j or v end or s com m it t ed & t ons of sm a ller v end or s t oo
  • 6. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 666 Adv anc ed F eat u r es R eq u i r e B et t er T o o l s • W a v ef orm v iew ers n eed more in tu itiv e d eb u ggin g f ea tu res A sser ti o ns ha v e m u l ti p l e co ncu r r ent a ttem p ts E a ch a ttem p t ha s br a nches co nta i ni ng u ni q u e l o ca l v a r i a bl e i nsta nces N eed to see l o ca l v a r i a bl e f l o w thr o u g h these br a nches N eed to see a l l S V A l a y er s si nce they beha v e d i f f er entl y M u l ti p l e m a tches a t seq u ence l a y er v s. si ng l e m a tch a t p r o p er ty l a y er N eed to d i sti ng u i sh betw een v a cu o u s a nd no n-v a cu o u s m a tches Testbench i s o bj ect o r i ented a nd d y na m i c W a v ef o r m v i ew er s need to beco m e m o r e l i k e d ebu g g er s • SVA coverage should automatically bin expressions
  • 7. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 777 Advanced Features Require Better Tools (Cont.) • Imp rov ed in tegra tion of f orma l a n a lysis a n d f u n c tion a l simu la tion Sop h istic a ted c on stra in t solv ers b a sed on mod el c h ec k in g to imp rov e gen era l a n d c orn er c a se c ov era ge E limin a te n eed f or d irec ted p a rt of d irec ted ra n d om C u rren t c on stra in t solv ers tou t solv er c a p a c ity, f lex ib ility, a n d solu tion d istrib u tion s W e n eed to sta rt ta lk in g a b ou t time to c ov era ge a s w ell • Build one t es t b enc h w it h a ll leg a l S y s t em V er ilog c ons t r uc t s t h a t b ot h s im ula t ion a nd f or m a l c a n us e C on trol logic is b est ex p ressed in a ssertion s w h ile d a ta p a th is b est ex p ressed in c la sses W rite on c e, u se ev eryw h ere M ore n a tu ra l d u a l-u se f orma l / simu la tion en v iron men ts W ill en a b le b roa d d ep loymen t of f orma l tec h n ology
  • 8. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 888 N eed to Continue Rap id L RM I m p rovem ents • SystemVerilog is ma n y h u ge step s f orw a rd f rom Verilog 2 0 0 1 , b u t… • A c c ellera / I E E E / w h oev er n eed s to k eep imp rov in g it ra p id ly to c on tin u e a c c elera tin g p rod u c tiv ity • P rop rieta ry la n gu a ge ex ten sion s sh ou ld n ot get too f a r a h ea d of th e sta n d a rd Otherwise we’re b a c k where we sta rted with n o “ef f ec tiv e” sta n d a rd • I en c ou ra ge E D A v en d ors to d on a te th eir SV L R M in n ov a tion s immed ia tely A v o id d el a y in g d o n a tio n o f p ro p rieta ry ex ten sio n s U sers wil l a d o p t sta n d a rd s ( see p rev io u s d ef in itio n ) m u c h f a ster tha n p ro p rieta ry ex ten sio n s
  • 9. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 999 H ow to Com p ete w ith Q uick L RM S ub m ission • T h ere’s p len ty of room to d if f eren tia te tools elsew h ere: P erf o rm a n c e: sp eed & m em o ry u sa g e Q u a l ity o f resu l ts S ta b il ity I n teg ra tio n o f a n c il l a ry to o l s B ro a d su p p o rt f o r L R M f ea tu res S o p histic a ted im p l em en ta tio n o f ra tif ied L R M f ea tu res B ec o m e the p erc eiv ed l ea d ers with n ewl y d o n a ted a n d sta n d a rd iz ed f ea tu res • D if f eren tia te b a sed on imp lemen ta tion , n ot b a sed on p rop rieta ry la n gu a ge ex ten sion s
  • 10. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 101010 S u gges t ed S V A I m p r o v em ent s • 3 . 1 a ( P 1 8 0 0 ) is a grea t sta rt, b u t… • R emov e d istin c tion s b etw een seq u en c e a n d p rop erty la yers I t’s need l ess co m p l ex i ty a nd co nf u si o n f o r u ser s L a ck o f co nca tena ti o n a t p r o p er ty l a y er ca u ses need l ess co nto r ti o ns S ho u l d d ef i ne i m p l i ca ti o ns a nd no t a t the seq u ence l a y er • A l l o w c l a sses to in sta n tia te seq u en c es a n d p ro p erties C o nstr a i nt so l v er ca n no w ea si l y u se r esu l ts o f tem p o r a l ex p r essi o ns – a g r ea t w a y to bu i l d tr a nsa cto r s a nd g ener a to r s C heck er s ca n no w u se a sser ti o ns a nd ea si l y r ea ct to them W i tho u t d i r ect i nsta nti a ti o n, r ea cti v i ty i s cu m ber so m e R em o v es o bj ect o r i ented benef i ts a nd i s no t sca l a bl e
  • 11. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 111111 S u gges t ed S V A I m p r o v em ent s ( C o nt ) • D i f f er enti a te betw een v a cu o u s a nd no n-v a cu o u s m a tches P er ha p s a d d p r op er t y m et hod s . v a cu ou s a nd . non_ v a cu ou s or ex t end end ed / m a t ched / t r ig g er ed t o a p p ly t o p r op er t ies w it h a p a r a m et er f or v a cu ou s, nonv a cu ou s, or b ot h W ill clea n u p com p lem ent ed im p lica t ions, cha ined im p lica t ions, a nd p r oced u r a l r ea ct iv it y t o im p lica t ions • A l l o w v a r i a bl es i n r ep ea t r a ng e ex p r essi o ns ( W it h clea r sem a nt ics a b ou t w hen t hey a r e sa m p led ) • A l l o w i nf i ni te r ep ea t: a [ * $ ] ( T his is d if f er ent t ha n a [ * 0 : $ ] ) • A l l o w neg a ti v e d el a y s a s sy nta cti c su g a r f o r $ p a st • A l l o w m o r e co m p l ex d a ta ty p es ( cl a sses) w i thi n a sser ti o ns
  • 12. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 121212 S u gges t ed T es t b enc h I m p r o v em ent s • 3 . 1 a and P 1 8 0 0 testbench constructs are a g reat start, but… • U sers need th e rest of V era and E in S y stem V eril og A O P Strea m G en era tor O th er min or th in gs
  • 13. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 131313 S u m m ar y • SV p rov id es a sin gle, c oh esiv e la n gu a ge to en a b le h igh er p erf orma n c e, mu ltiv en d or, mod ern v erif ic a tion en v iron men ts • M u ltiv en d or c omp a tib ility is req u ired b y tod a y’s d ev elop men t en v iron men ts • A d v a n c ed f ea tu res req u ire tool in n ov a tion s • A d v a n c in g p rod u c tiv ity a lso req u ires L R M imp rov emen ts • M u ltiv en d or sta n d a rd iz a tion w ill a c c elera te tool in n ov a tion s a n d sh ou ld a c c elera te L R M imp rov emen ts • Ven d ors sh ou ld d if f eren tia te b a sed on imp lemen ta tion of th e ra tif ied sp ec a n d d on a te sp ec imp rov emen ts q u ic k ly
  • 14. © 2 0 0 5 , C i s c o S y s t e m s , I n c . A l l r i g h t s r e s e r v e d . 141414 F o r M o r e S y s t em V er i l o g As s er t i o ns … • T o p ic s C o v ered : A sser ti o n-ba sed v er i f i ca ti o n w i th si m u l a ti o n a nd f o r m a l a na l y si s S V A ca p a bi l i ti es w i th p r a cti ca l v er i f i ca ti o n ex a m p l es B o o l ea ns S eq u ences P r o p er ti es A sser ti o ns, co v er a g e, a nd a ssu m p ti o ns S h ip p ing 1 Q 2 0 0 6 http://http://w w w . v e r i f i c a ti o n c e n tr a l . c o mw w w . v e r i f i c a ti o n c e n tr a l . c o m T o s u b s c r i b e t o p r e o r d e r l i s t p l e a s e v i s i t :T o s u b s c r i b e t o p r e o r d e r l i s t p l e a s e v i s i t :