SlideShare uma empresa Scribd logo
1 de 89
CPU Architecture Historical Perspective Leading to  the CPU of today’s PCs OLLSCOIL LUIMNIGH UNIVERSITY OF LIMERICK Timothy Hall Dept Electronic & Computer Engineering, University of Limerick Professor (hc) Computer Science, Stefan cel Mare University of Suceava
CPU Architecture ,[object Object],[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture "I think that there is a world market for maybe five computers." 
 - remark attributed to Thomas J. Watson, chairman of IBM, 1943
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object]
Technology Relays, Thermionic valve, Diodes and Bipolar Transistors, RTL then TTL integrated circuits, MOS integrated circuits, LSI and VLSI
Theory and design ingenuity
User Demand
Economics & Commercial Pressure
CPU Architecture Where to start? Not here! www.computersciencelab.com/ComputerHistory/History.htm
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],[object Object],[object Object],[object Object]
CPU Architecture Eckert & Mauchley ENIAC: Begun 1943 finished 1946 5000 operations a second Programmed by  plugboard & switches I/O: card, lights, plugs, switches Size: floor area 100 sq metres
CPU Architecture Colossus 1.  1944 Used for code breaking by the British Programmed by  Patch cord and switches I/O: paper tape, teleprinter 1500 thermionic valves 5000 operations a second Reliability?: Never switched off unless malfunctioned. Followed by Colossus Mk2, 2400 valves, 25000 operations a second
CPU Architecture Harvard Mark 1  1944: Electromechanical, programmable (really an  automatic calculator),16m long, 2m high, more reliable than contempary valve machines
CPU Architecture EDSAC. 1949 First practical programmable  stored program computer 1k words of memory 17 bit word Mercury delay line memory 700 operations a second I/O: punched tape, teleprinter Programmed by a primitive assembler  set-up by hand on uniselectors and transferred into memory. Wilkes: Cambridge University Mathematics Lab
CPU Architecture ,[object Object],b
CPU Architecture “ From then on, when  anything went wrong  with a computer, we said it had bugs in it (an  error in the 1940s  Harvard mark 11 computer was traced  to a moth trapped inside).” - Rear Admiral Grace  Murray Hopper, US Navy
CPU Architecture Manchester Mark 1 . 1949 Begun 1947 1300 valves Memory: 128 + 1024 40 bit words Memory: Cathode Ray tube and magnetic drum I/O: papertape, teleprinter Programming: switches Add time 1.8 microseconds Design: Williams & Kilburn
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],1 2 3
CPU Architecture ,[object Object],Data enters, takes some time to travel to the output and is recirculated. Data can only be read as it reaches the output – there is a waiting time, latency, for it to appear. Storage is achieved by this I/O delay and recirculation. Mercury delay line – acoustic delay. Williams tube – phosphor persistence. Magnetic drum – diameter and speed. Data in mercury delay line and cathode ray tube is volatile, if not recirculated it is lost. Magnetic drum is non-volatile.
CPU Architecture SEAC  1950 Diode logic  10500 diodes and 1500 valves Mercury delayline memory 512 words 45 bits Clock 1MHz Add 864 microseconds Magnetic Tape external storage I/O: teleprinter or mag tape & remote teleprinter Used for scientific calculation:  Meteorology, navigation etc..
CPU Architecture ACE  1950 Start of project:1948 Completed:1950 Add time:1.8 microseconds Input/output:cards Memory size:352 32-digit words Memory type:delay lines Technology:800 valves Floor space:1.5 sq metres Project leader:J. H. Wilkinson
CPU Architecture ,[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],UNIVAC 1. 1951
CPU Architecture Clock 500kHz Instruction time 1.5 ms Multiple I/O streams I/O: paper tape & punch,  card reader & punch, mag tape Memory: mercury delay line 2048 35 bit words Initially used for production planning,  later for inventory and payroll –  1 st  MIS  LEO 1951
CPU Architecture IBM 701. 1953   IBM’s first commercial scientific computer. 19 were sold. KOMPILER compiler and run-time environment, later FORTRAN Memory 2048 36 bit words (expandable to 4096) Multiply/divide 456 microseconds
CPU Architecture Magnetic Core Memory.   First used in Whilrwind computer 1953 First Random Access memory. Non-volatile. Faster and more reliable than earlier memory technology
CPU Architecture Memory access is as a read/write cycle Required address is decoded as X & Y coordinates and a current pulse applied If the core where X & Y are coincident is a 0 no signal on the sense line, if a 1 the magnetic state of the core is flipped and there is a sense pulse This read is destructive so the data has to be written back Magnetic core memory is non-volatile Magnetic Core Memory
CPU Architecture 1954. Silicon Transistor Texas Instruments 1955. TRADIC  Bell Labs First transistorized computer 800 transistors 10000 diodes Power less than 100 Watts  (a twelfth power required by valves) In the photo a program is being  Loaded via a plugboard
CPU Architecture ,[object Object]
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture IBM´s 7000 series mainframes were  the company's first transistorized  computers.  Top of the line was the 7030 "Stretch."  Nine of the computers,  which featured a 64-bit word and  other innovations, were sold to  US national laboratories and other  scientific users. It’s designer L. R. Johnson first used  the term "architecture" in describing  the Stretch.  1959 IBM 7000 series
CPU Architecture 1960 DEC PDP1 50 were build, cost $120,000. It had a cathode ray tube graphic display,  needed no air conditioning and required  only one operator.  The display intrigued early hackers at MIT,  who wrote the first computerized video game, SpaceWar!, for it. SpaceWar became The standard demonstration on all 50.
CPU Architecture Fairchild invented the resistor-transistor  logic (RTL).  The first product a set/reset flip-flop  and the first integrated circuit available  as a monolithic chip.  1961 RTL ICs
" But what...is it good for?" 
 -Engineer at the Advanced Computing Systems Division of IBM, 1968, commenting on the microchip
CPU Architecture ,[object Object],[object Object],[object Object],[object Object]
CPU Architecture 1964  IBM System/360 IBM System/360:  a family of six mutually compatible computers  and 40 peripherals that could work together.  The initial investment of $5 billion was  quickly returned as orders for the system  climbed to 1,000 per month within two years.  At the time IBM released the System/360,  the company was making a transition from  discrete transistors to integrated circuits,  and its major source of revenue moved  from punched-card equipment to electronic  computer systems.
CPU Architecture Digital Equipment Corp. introduced the PDP-8,  the first commercially successful minicomputer.  The PDP-8 sold for $18,000, one-fifth the price  of a small IBM 360 mainframe. The speed,  small size, and reasonable cost enabled the  PDP-8 to go into thousands of manufacturing  plants, small businesses, and scientific  laboratories. 1965  DEC PDP8
CPU Architecture ,[object Object],[object Object]
CPU Architecture CDC´s 6600 supercomputer, designed by  Seymour Cray, performed up to 3 million  instructions per second.  The 6600 retained the distinction of being  the fastest computer in the world until surpassed  by its successor, the CDC 7600, in 1968.  Part of the speed came from the computer's  design, which had 10 small computers, known  as peripheral processors, funneling data to a large central processing unit.  1964  CDC 6600
CPU Architecture Hewlett-Packard entered the general purpose  computer business with its HP-2115, offering  a computational power formerly found only  in much larger computers.  It supported a wide variety of languages,  among them BASIC, ALGOL, and FORTRAN. The photo shows the familiar teleprinter for  papertape I/O and printer for output. The CPU with binary display and switches. Thes second box is core memory 1966  HP-2115
CPU Architecture Fairchild produced the first standard  metal oxide semiconductor MOS product  for data processing applications, an  eight-bit arithmetic unit and accumulator.  1967  1 st  data processing MOS ic
CPU Architecture Data General Corp., started by a group of  engineers that had left DEC., introduced  the Nova, with 32 kilobytes of memory,  for $8,000. In the photograph, Ed deCastro,  president and founder of Data General,  sits with a Nova minicomputer.  The simple architecture of the Nova  instruction set inspired Steve Wozniak´s  Apple I board eight years later.  1968 DG Nova
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],[object Object],[object Object],[object Object]
CPU Architecture A thought experiment by the English Mathemetician Alan Turing in 1936.  Decisions are based on the current state (the result of what happened before) and the data being read, the “head” moves back and forth based on this decision. This encapsulates the action of a digital computer’s CPU, the current state and  new data are manipulated according to an instruction and what happens next is  determined.
CPU Architecture Von Neumann architecture. Data and instructions are stored in memory, the Control Unit takes instructions and controls data manipulation in the  Arithmetic Logic Unit.  Input/Output is needed to make the machine a practicality Memory Control ALU I/O
CPU Architecture CPU Architecture The ALU manipulates  two binary words according  to the instruction decoded in the Control unit. The  result is in the Accumulator and may be moved into Memory.
CPU Architecture ,[object Object],[object Object],[object Object],F  E  F  E  ---------  D  E
CPU Architecture ,[object Object],[object Object],[object Object],[object Object]
CPU Architecture CPU Architecture ALU A X Y In the simplest, minimum hardware, solution one of them, say X, is the accumulator A, the other, Y, is straight off the memory bus (this requires a temporary register not visible to the programmer). The instruction may be ADDA, which means: add to the contents of A  the number (Y) and put the answer in A. data bus
CPU Architecture ,[object Object],[object Object],[object Object]
CPU Architecture
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],A B N ALU bus A bus B
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],The first advertisement for a microprocessor, the Intel 4004, appeared in Electronic News. Developed for Busicom, a Japanese calculator maker, the 4004 had 2250 transistors and could perform up to 90,000 operations per second in four-bit chunks. Federico Faggin led the design and Ted Hoff led the architecture. INTEL realized they had a good idea and extended it to a general purpose device…..
CPU Architecture 1972:  INTEL 8008 A vast improvement over the 4004, its eight-bit word afforded 256 unique arrangements of ones and zeros. For the first time, a microprocessor could handle both uppercase and lowercase letters, all 10 numerals, punctuation marks, and a host of other symbols, as in ASCII.   And led to the early microcomputers….
CPU Architecture 1973: Micral The Micral was the earliest commercial, non-kit personal computer based on a micro-processor, the Intel 8008. Thi Truong developed the computer and Philippe Kahn the software. Truong, founder and president of the French company R2E, created the Micral as a replacement for minicomputers in situations that didn´t require high performance. Selling for $1,750, the Micral never penetrated the U.S. market. In 1979, Truong sold Micral to Bull. There are other very early microcomputers, see:   www.digibarn.com/stories/bill-pentz-story/index.html The 8008 was quickly followed by the more functional 8080….
CPU Architecture 1975: Altair 8800 The January edition of Popular Electronics featured the Altair 8800 computer kit, based on Intel 8080 microprocessor, on its cover. Within weeks of the computer's debut, customers inundated the manufacturing company, MITS, with orders. Bill Gates and Paul Allen licensed BASIC as the software language for the Altair. Ed Roberts invented the 8800 — which sold for $297, or $395 with a case — and coined the term "personal computer." The machine came with 256 bytes of memory (expandable to 64K) and an open 100-line bus structure that evolved into the S-100 standard.
CPU Architecture 1976:  Apple 1 Steve Wozniak designed the Apple I, a single-board computer. With an order for 100 machines at $500 each from the Byte Shop, he and Steve Jobs got their start in business. In this photograph of the Apple I board, the upper two rows are a video terminal and the lower two rows are the computer. The 6502 microprocessor in the white package sits on the lower left. About 200 of the machines sold before the Apple 2 was introduced.
CPU Architecture 1976 also saw the introduction a famous supercomputer the Cray 1. It made its name as the first commercially successful vector processor. The fastest machine of its day, its speed came partly from its shape, a C, which reduced the length of wires and thus the time signals needed to travel across them. The electronics generated a lot of heat needing liquid cooling the mechanism for forms the seating around the base. Project started:1972 completed:1976 Speed:166 million floating-point operations per second  Size:58 cubic feet Weight:5,300 lbs. Technology: Integrated circuit ECL Clock rate:83 MHz Word length:64-bits Instruction set:128 instructions 1976 Cray 1
CPU Architecture more info:  http://www.z80.info/zip/z80pps.zip The Zilog Z-80 could run any program written for the 8080. It had many features that made it useful in microcomputers to run HLLs, many extra instructions and two sets of CPU registers. 1976 Zilog Z80
CPU Architecture The Commodore PET (Personal Electronic Transactor) — the first of several personal computers released in 1977 — came fully assembled and was straightforward to operate, with either 4 or 8 kilobytes of memory, two built-in cassette drives, and a membrane "chiclet" keyboard . The Apple II became an instant success when released in 1977 with its printed circuit motherboard, switching power supply, keyboard, case assembly, manual, game paddles, A/C powercord, and cassette tape with the computer game "Breakout." When hooked up to a color television set, the Apple II produced brilliant color graphics. 1977 Commodore PET,  APPLE II
CPU Architecture 1978: DEC VAX 11/780 The VAX 11/780 from DEC featured the ability to address up to 4.3 gigabytes of virtual memory, providing hundreds of times the capacity of most minicomputers,  But essentially marks the end of the Minicomputer era.
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture Address Bus 16 bits Data Bus 8 bits Control signals System Architecture 8bit Micro
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],A B IX ADDs S CC
CPU Architecture ,[object Object],[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],[object Object],[object Object]
CPU Architecture The Motorola 68000 microprocessor exhibited a processing speed far greater than its contemporaries. This high performance processor found its place in powerful work stations intended for graphics-intensive programs common in engineering. 1979: 16 bit Microprocessors 16 bit micros were designed for use in microcomputer. More general purpose registers, bigger address space, more possible levels of indirection in addressing to allow virtual addresses. About 200,000 transistors
CPU Architecture Another requirement of HLLs was the ability to carry out floating point maths, programming the algorithms was tedious and execution slow – hence the idea of a  co-processor with hardware for FP maths. This is the INTEL 8087 introduced in  1980 Maths co-processor  for the 8088. The maths processor eventually become part of the CPU.
CPU Architecture 1981: The IBM PC IBM introduced its PC, igniting a fast growth of the personal computer market. The first PC ran on a 4.77 MHz Intel 8088 microprocessor and used Microsoft´s MS-DOS operating system.
CPU Architecture 640K ought to be enough  for anybody. -Bill Gates, Microsoft 1981
CPU Architecture ,[object Object],[object Object]
CPU Architecture 1987 INTEL 386: IBM PS/2 Intel 386 32 bit architecture. IBM Personal System/2, with an Intel 80386 CPU, 2 megabytes of memory,  3 ½ inch floppy a nd a 40 megabyte hard drive.
CPU Architecture ,[object Object],[object Object],[object Object]
CPU Architecture ,[object Object],[object Object]
CPU Architecture Pre-fetch and Pipeline cont. Pipeline increases latency – it takes multiple clock cycles to from entering the pipeline to execution. When the next instruction is not the next in the pipe everything has to be thrown out.  These two problems limit the practical length of a pipeline. Separate instruction and data caches are common.
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
CPU Architecture 1987:  Motorola 68030 32-bit enhanced microprocessor with a central processing unit core, a data cache, an instruction cache, an enhanced bus controller, and a memory management unit in a single VLSI device — all operating at speeds of at least 20 MHz.
CPU Architecture 1993: INTEL  Pentium
CPU Architecture ,[object Object],[object Object]
CPU Architecture ,[object Object],[object Object]
CPU Architecture ,[object Object],[object Object],[object Object]
CPU Architecture ,[object Object]
CPU Architecture? “ The best computer is a man, and it's the only one that can be mass-produced by unskilled  labour” - Wernher von Braun
CPU Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Mais conteúdo relacionado

Mais procurados

Chapter 01 - Introduction
Chapter 01 - IntroductionChapter 01 - Introduction
Chapter 01 - Introduction
César de Souza
 
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer Architecture
Ankush Srivastava
 
0 introduction to computer architecture
0 introduction to computer architecture0 introduction to computer architecture
0 introduction to computer architecture
aamc1100
 
Arm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_armArm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_arm
Prashant Ahire
 
Introduction To Embedded Systems
Introduction To Embedded SystemsIntroduction To Embedded Systems
Introduction To Embedded Systems
anishgoel
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
César de Souza
 
Presentation on History of Microcontroller(Updated - 2)
Presentation on History of Microcontroller(Updated - 2)Presentation on History of Microcontroller(Updated - 2)
Presentation on History of Microcontroller(Updated - 2)
ALPESH MARU
 

Mais procurados (20)

Chapter 01 - Introduction
Chapter 01 - IntroductionChapter 01 - Introduction
Chapter 01 - Introduction
 
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer Architecture
 
0 introduction to computer architecture
0 introduction to computer architecture0 introduction to computer architecture
0 introduction to computer architecture
 
CPU
CPUCPU
CPU
 
Central Processing Unit
Central Processing Unit Central Processing Unit
Central Processing Unit
 
microcontroller vs microprocessor
microcontroller vs microprocessormicrocontroller vs microprocessor
microcontroller vs microprocessor
 
Aufbau Und Aufgaben Des Prozessors (Cpu)
Aufbau Und Aufgaben Des Prozessors (Cpu)Aufbau Und Aufgaben Des Prozessors (Cpu)
Aufbau Und Aufgaben Des Prozessors (Cpu)
 
Difference Between Microprocessors and Microcontrollers
Difference Between Microprocessors and MicrocontrollersDifference Between Microprocessors and Microcontrollers
Difference Between Microprocessors and Microcontrollers
 
Arm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_armArm cortex-m3 by-joe_bungo_arm
Arm cortex-m3 by-joe_bungo_arm
 
ATmega32-AVR microcontrollers-Part I
ATmega32-AVR microcontrollers-Part IATmega32-AVR microcontrollers-Part I
ATmega32-AVR microcontrollers-Part I
 
An Entire Concept of Embedded systems
An Entire Concept of Embedded systems An Entire Concept of Embedded systems
An Entire Concept of Embedded systems
 
Introduction To Embedded Systems
Introduction To Embedded SystemsIntroduction To Embedded Systems
Introduction To Embedded Systems
 
CPU Architecture - Basic
CPU Architecture - BasicCPU Architecture - Basic
CPU Architecture - Basic
 
Introduction in microcontroller
Introduction in microcontrollerIntroduction in microcontroller
Introduction in microcontroller
 
address decoding.pdf
address decoding.pdfaddress decoding.pdf
address decoding.pdf
 
Microprocessor and microcontrollers
Microprocessor and microcontrollersMicroprocessor and microcontrollers
Microprocessor and microcontrollers
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
 
Introduction to Embedded System I : Chapter 2 (3rd portion)
Introduction to Embedded System I : Chapter 2 (3rd portion)Introduction to Embedded System I : Chapter 2 (3rd portion)
Introduction to Embedded System I : Chapter 2 (3rd portion)
 
Presentation on History of Microcontroller(Updated - 2)
Presentation on History of Microcontroller(Updated - 2)Presentation on History of Microcontroller(Updated - 2)
Presentation on History of Microcontroller(Updated - 2)
 
MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...MCA-I-COA- overview of register transfer, micro operations and basic computer...
MCA-I-COA- overview of register transfer, micro operations and basic computer...
 

Destaque

Introduction to computer graphics
Introduction to computer graphicsIntroduction to computer graphics
Introduction to computer graphics
Amandeep Kaur
 

Destaque (19)

Tipos de socket
Tipos de socketTipos de socket
Tipos de socket
 
Tipos de socket
Tipos de socketTipos de socket
Tipos de socket
 
DDR3
DDR3DDR3
DDR3
 
A presentation on Motherboard
A presentation on MotherboardA presentation on Motherboard
A presentation on Motherboard
 
Solid state drives
Solid state drivesSolid state drives
Solid state drives
 
Windows vs. mac
Windows vs. macWindows vs. mac
Windows vs. mac
 
Parallel Computing
Parallel ComputingParallel Computing
Parallel Computing
 
SSD PPT BY SAURABH
SSD PPT BY SAURABHSSD PPT BY SAURABH
SSD PPT BY SAURABH
 
Hard Disk Drive versus Solid State Drive
Hard Disk Drive versus Solid State DriveHard Disk Drive versus Solid State Drive
Hard Disk Drive versus Solid State Drive
 
SSD - Solid State Drive PPT by Shyam jos
SSD - Solid State Drive PPT by Shyam jos SSD - Solid State Drive PPT by Shyam jos
SSD - Solid State Drive PPT by Shyam jos
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its types
 
AMD Processor
AMD ProcessorAMD Processor
AMD Processor
 
08. Central Processing Unit (CPU)
08. Central Processing Unit (CPU)08. Central Processing Unit (CPU)
08. Central Processing Unit (CPU)
 
CPU Architecture
CPU ArchitectureCPU Architecture
CPU Architecture
 
Motherboard ppt
Motherboard pptMotherboard ppt
Motherboard ppt
 
Introduction to Motherboard
Introduction to Motherboard Introduction to Motherboard
Introduction to Motherboard
 
Ram presentation
Ram presentationRam presentation
Ram presentation
 
Introduction to computer graphics
Introduction to computer graphicsIntroduction to computer graphics
Introduction to computer graphics
 
Computer Graphics
Computer GraphicsComputer Graphics
Computer Graphics
 

Semelhante a History of CPU Architecture

History of computers and its types
History of computers and its typesHistory of computers and its types
History of computers and its types
Saeel Dabholkar
 

Semelhante a History of CPU Architecture (20)

Lect_1_Evolution of Processors.pptx
Lect_1_Evolution of Processors.pptxLect_1_Evolution of Processors.pptx
Lect_1_Evolution of Processors.pptx
 
Chapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and PerformanceChapter 2 - Computer Evolution and Performance
Chapter 2 - Computer Evolution and Performance
 
Computer_Evolution_Ch2.pptx
Computer_Evolution_Ch2.pptxComputer_Evolution_Ch2.pptx
Computer_Evolution_Ch2.pptx
 
Evolution of computer generation.
Evolution of computer generation. Evolution of computer generation.
Evolution of computer generation.
 
Ch 1
Ch 1Ch 1
Ch 1
 
Generation of computer
Generation of computerGeneration of computer
Generation of computer
 
computer-2.pptx the generation of computer slide.
computer-2.pptx the generation of computer slide.computer-2.pptx the generation of computer slide.
computer-2.pptx the generation of computer slide.
 
Evolution of Computing Microprocessors and SoCs
Evolution of Computing Microprocessors and SoCsEvolution of Computing Microprocessors and SoCs
Evolution of Computing Microprocessors and SoCs
 
CH02-COA9e.pptx
CH02-COA9e.pptxCH02-COA9e.pptx
CH02-COA9e.pptx
 
Evolution of computers
Evolution of computersEvolution of computers
Evolution of computers
 
Computer Evolution
Computer EvolutionComputer Evolution
Computer Evolution
 
W 1 Introduction
W 1  IntroductionW 1  Introduction
W 1 Introduction
 
Evolution Of Information Technology
Evolution Of Information TechnologyEvolution Of Information Technology
Evolution Of Information Technology
 
Introduction to computers
Introduction to computers Introduction to computers
Introduction to computers
 
History of computers and its types
History of computers and its typesHistory of computers and its types
History of computers and its types
 
Comp generations 09
Comp generations 09Comp generations 09
Comp generations 09
 
Introduction and history of computers.
Introduction and history of computers.Introduction and history of computers.
Introduction and history of computers.
 
Computer generation and language translator
Computer generation and language translatorComputer generation and language translator
Computer generation and language translator
 
Ict milestones of computer architecture
Ict  milestones of computer architectureIct  milestones of computer architecture
Ict milestones of computer architecture
 
History
HistoryHistory
History
 

Último

Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
panagenda
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
?#DUbAI#??##{{(☎️+971_581248768%)**%*]'#abortion pills for sale in dubai@
 

Último (20)

Top 5 Benefits OF Using Muvi Live Paywall For Live Streams
Top 5 Benefits OF Using Muvi Live Paywall For Live StreamsTop 5 Benefits OF Using Muvi Live Paywall For Live Streams
Top 5 Benefits OF Using Muvi Live Paywall For Live Streams
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
 
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
 
🐬 The future of MySQL is Postgres 🐘
🐬  The future of MySQL is Postgres   🐘🐬  The future of MySQL is Postgres   🐘
🐬 The future of MySQL is Postgres 🐘
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUnderstanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
Scaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationScaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organization
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
 
HTML Injection Attacks: Impact and Mitigation Strategies
HTML Injection Attacks: Impact and Mitigation StrategiesHTML Injection Attacks: Impact and Mitigation Strategies
HTML Injection Attacks: Impact and Mitigation Strategies
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
 

History of CPU Architecture

  • 1. CPU Architecture Historical Perspective Leading to the CPU of today’s PCs OLLSCOIL LUIMNIGH UNIVERSITY OF LIMERICK Timothy Hall Dept Electronic & Computer Engineering, University of Limerick Professor (hc) Computer Science, Stefan cel Mare University of Suceava
  • 2.
  • 3.
  • 4. CPU Architecture "I think that there is a world market for maybe five computers." 
 - remark attributed to Thomas J. Watson, chairman of IBM, 1943
  • 5.
  • 6. Technology Relays, Thermionic valve, Diodes and Bipolar Transistors, RTL then TTL integrated circuits, MOS integrated circuits, LSI and VLSI
  • 7. Theory and design ingenuity
  • 10. CPU Architecture Where to start? Not here! www.computersciencelab.com/ComputerHistory/History.htm
  • 11.
  • 12.
  • 13. CPU Architecture Eckert & Mauchley ENIAC: Begun 1943 finished 1946 5000 operations a second Programmed by plugboard & switches I/O: card, lights, plugs, switches Size: floor area 100 sq metres
  • 14. CPU Architecture Colossus 1. 1944 Used for code breaking by the British Programmed by Patch cord and switches I/O: paper tape, teleprinter 1500 thermionic valves 5000 operations a second Reliability?: Never switched off unless malfunctioned. Followed by Colossus Mk2, 2400 valves, 25000 operations a second
  • 15. CPU Architecture Harvard Mark 1 1944: Electromechanical, programmable (really an automatic calculator),16m long, 2m high, more reliable than contempary valve machines
  • 16. CPU Architecture EDSAC. 1949 First practical programmable stored program computer 1k words of memory 17 bit word Mercury delay line memory 700 operations a second I/O: punched tape, teleprinter Programmed by a primitive assembler set-up by hand on uniselectors and transferred into memory. Wilkes: Cambridge University Mathematics Lab
  • 17.
  • 18. CPU Architecture “ From then on, when anything went wrong with a computer, we said it had bugs in it (an error in the 1940s Harvard mark 11 computer was traced to a moth trapped inside).” - Rear Admiral Grace Murray Hopper, US Navy
  • 19. CPU Architecture Manchester Mark 1 . 1949 Begun 1947 1300 valves Memory: 128 + 1024 40 bit words Memory: Cathode Ray tube and magnetic drum I/O: papertape, teleprinter Programming: switches Add time 1.8 microseconds Design: Williams & Kilburn
  • 20.
  • 21.
  • 22. CPU Architecture SEAC 1950 Diode logic 10500 diodes and 1500 valves Mercury delayline memory 512 words 45 bits Clock 1MHz Add 864 microseconds Magnetic Tape external storage I/O: teleprinter or mag tape & remote teleprinter Used for scientific calculation: Meteorology, navigation etc..
  • 23. CPU Architecture ACE 1950 Start of project:1948 Completed:1950 Add time:1.8 microseconds Input/output:cards Memory size:352 32-digit words Memory type:delay lines Technology:800 valves Floor space:1.5 sq metres Project leader:J. H. Wilkinson
  • 24.
  • 25.
  • 26. CPU Architecture Clock 500kHz Instruction time 1.5 ms Multiple I/O streams I/O: paper tape & punch, card reader & punch, mag tape Memory: mercury delay line 2048 35 bit words Initially used for production planning, later for inventory and payroll – 1 st MIS LEO 1951
  • 27. CPU Architecture IBM 701. 1953 IBM’s first commercial scientific computer. 19 were sold. KOMPILER compiler and run-time environment, later FORTRAN Memory 2048 36 bit words (expandable to 4096) Multiply/divide 456 microseconds
  • 28. CPU Architecture Magnetic Core Memory. First used in Whilrwind computer 1953 First Random Access memory. Non-volatile. Faster and more reliable than earlier memory technology
  • 29. CPU Architecture Memory access is as a read/write cycle Required address is decoded as X & Y coordinates and a current pulse applied If the core where X & Y are coincident is a 0 no signal on the sense line, if a 1 the magnetic state of the core is flipped and there is a sense pulse This read is destructive so the data has to be written back Magnetic core memory is non-volatile Magnetic Core Memory
  • 30. CPU Architecture 1954. Silicon Transistor Texas Instruments 1955. TRADIC Bell Labs First transistorized computer 800 transistors 10000 diodes Power less than 100 Watts (a twelfth power required by valves) In the photo a program is being Loaded via a plugboard
  • 31.
  • 32.
  • 33. CPU Architecture IBM´s 7000 series mainframes were the company's first transistorized computers. Top of the line was the 7030 "Stretch." Nine of the computers, which featured a 64-bit word and other innovations, were sold to US national laboratories and other scientific users. It’s designer L. R. Johnson first used the term "architecture" in describing the Stretch. 1959 IBM 7000 series
  • 34. CPU Architecture 1960 DEC PDP1 50 were build, cost $120,000. It had a cathode ray tube graphic display, needed no air conditioning and required only one operator. The display intrigued early hackers at MIT, who wrote the first computerized video game, SpaceWar!, for it. SpaceWar became The standard demonstration on all 50.
  • 35. CPU Architecture Fairchild invented the resistor-transistor logic (RTL). The first product a set/reset flip-flop and the first integrated circuit available as a monolithic chip. 1961 RTL ICs
  • 36. " But what...is it good for?" 
 -Engineer at the Advanced Computing Systems Division of IBM, 1968, commenting on the microchip
  • 37.
  • 38. CPU Architecture 1964 IBM System/360 IBM System/360: a family of six mutually compatible computers and 40 peripherals that could work together. The initial investment of $5 billion was quickly returned as orders for the system climbed to 1,000 per month within two years. At the time IBM released the System/360, the company was making a transition from discrete transistors to integrated circuits, and its major source of revenue moved from punched-card equipment to electronic computer systems.
  • 39. CPU Architecture Digital Equipment Corp. introduced the PDP-8, the first commercially successful minicomputer. The PDP-8 sold for $18,000, one-fifth the price of a small IBM 360 mainframe. The speed, small size, and reasonable cost enabled the PDP-8 to go into thousands of manufacturing plants, small businesses, and scientific laboratories. 1965 DEC PDP8
  • 40.
  • 41. CPU Architecture CDC´s 6600 supercomputer, designed by Seymour Cray, performed up to 3 million instructions per second. The 6600 retained the distinction of being the fastest computer in the world until surpassed by its successor, the CDC 7600, in 1968. Part of the speed came from the computer's design, which had 10 small computers, known as peripheral processors, funneling data to a large central processing unit. 1964 CDC 6600
  • 42. CPU Architecture Hewlett-Packard entered the general purpose computer business with its HP-2115, offering a computational power formerly found only in much larger computers. It supported a wide variety of languages, among them BASIC, ALGOL, and FORTRAN. The photo shows the familiar teleprinter for papertape I/O and printer for output. The CPU with binary display and switches. Thes second box is core memory 1966 HP-2115
  • 43. CPU Architecture Fairchild produced the first standard metal oxide semiconductor MOS product for data processing applications, an eight-bit arithmetic unit and accumulator. 1967 1 st data processing MOS ic
  • 44. CPU Architecture Data General Corp., started by a group of engineers that had left DEC., introduced the Nova, with 32 kilobytes of memory, for $8,000. In the photograph, Ed deCastro, president and founder of Data General, sits with a Nova minicomputer. The simple architecture of the Nova instruction set inspired Steve Wozniak´s Apple I board eight years later. 1968 DG Nova
  • 45.
  • 46.
  • 47. CPU Architecture A thought experiment by the English Mathemetician Alan Turing in 1936. Decisions are based on the current state (the result of what happened before) and the data being read, the “head” moves back and forth based on this decision. This encapsulates the action of a digital computer’s CPU, the current state and new data are manipulated according to an instruction and what happens next is determined.
  • 48. CPU Architecture Von Neumann architecture. Data and instructions are stored in memory, the Control Unit takes instructions and controls data manipulation in the Arithmetic Logic Unit. Input/Output is needed to make the machine a practicality Memory Control ALU I/O
  • 49. CPU Architecture CPU Architecture The ALU manipulates two binary words according to the instruction decoded in the Control unit. The result is in the Accumulator and may be moved into Memory.
  • 50.
  • 51.
  • 52. CPU Architecture CPU Architecture ALU A X Y In the simplest, minimum hardware, solution one of them, say X, is the accumulator A, the other, Y, is straight off the memory bus (this requires a temporary register not visible to the programmer). The instruction may be ADDA, which means: add to the contents of A the number (Y) and put the answer in A. data bus
  • 53.
  • 55.
  • 56.
  • 57.
  • 58. CPU Architecture 1972: INTEL 8008 A vast improvement over the 4004, its eight-bit word afforded 256 unique arrangements of ones and zeros. For the first time, a microprocessor could handle both uppercase and lowercase letters, all 10 numerals, punctuation marks, and a host of other symbols, as in ASCII. And led to the early microcomputers….
  • 59. CPU Architecture 1973: Micral The Micral was the earliest commercial, non-kit personal computer based on a micro-processor, the Intel 8008. Thi Truong developed the computer and Philippe Kahn the software. Truong, founder and president of the French company R2E, created the Micral as a replacement for minicomputers in situations that didn´t require high performance. Selling for $1,750, the Micral never penetrated the U.S. market. In 1979, Truong sold Micral to Bull. There are other very early microcomputers, see: www.digibarn.com/stories/bill-pentz-story/index.html The 8008 was quickly followed by the more functional 8080….
  • 60. CPU Architecture 1975: Altair 8800 The January edition of Popular Electronics featured the Altair 8800 computer kit, based on Intel 8080 microprocessor, on its cover. Within weeks of the computer's debut, customers inundated the manufacturing company, MITS, with orders. Bill Gates and Paul Allen licensed BASIC as the software language for the Altair. Ed Roberts invented the 8800 — which sold for $297, or $395 with a case — and coined the term "personal computer." The machine came with 256 bytes of memory (expandable to 64K) and an open 100-line bus structure that evolved into the S-100 standard.
  • 61. CPU Architecture 1976: Apple 1 Steve Wozniak designed the Apple I, a single-board computer. With an order for 100 machines at $500 each from the Byte Shop, he and Steve Jobs got their start in business. In this photograph of the Apple I board, the upper two rows are a video terminal and the lower two rows are the computer. The 6502 microprocessor in the white package sits on the lower left. About 200 of the machines sold before the Apple 2 was introduced.
  • 62. CPU Architecture 1976 also saw the introduction a famous supercomputer the Cray 1. It made its name as the first commercially successful vector processor. The fastest machine of its day, its speed came partly from its shape, a C, which reduced the length of wires and thus the time signals needed to travel across them. The electronics generated a lot of heat needing liquid cooling the mechanism for forms the seating around the base. Project started:1972 completed:1976 Speed:166 million floating-point operations per second Size:58 cubic feet Weight:5,300 lbs. Technology: Integrated circuit ECL Clock rate:83 MHz Word length:64-bits Instruction set:128 instructions 1976 Cray 1
  • 63. CPU Architecture more info: http://www.z80.info/zip/z80pps.zip The Zilog Z-80 could run any program written for the 8080. It had many features that made it useful in microcomputers to run HLLs, many extra instructions and two sets of CPU registers. 1976 Zilog Z80
  • 64. CPU Architecture The Commodore PET (Personal Electronic Transactor) — the first of several personal computers released in 1977 — came fully assembled and was straightforward to operate, with either 4 or 8 kilobytes of memory, two built-in cassette drives, and a membrane "chiclet" keyboard . The Apple II became an instant success when released in 1977 with its printed circuit motherboard, switching power supply, keyboard, case assembly, manual, game paddles, A/C powercord, and cassette tape with the computer game "Breakout." When hooked up to a color television set, the Apple II produced brilliant color graphics. 1977 Commodore PET, APPLE II
  • 65. CPU Architecture 1978: DEC VAX 11/780 The VAX 11/780 from DEC featured the ability to address up to 4.3 gigabytes of virtual memory, providing hundreds of times the capacity of most minicomputers, But essentially marks the end of the Minicomputer era.
  • 66.
  • 67. CPU Architecture Address Bus 16 bits Data Bus 8 bits Control signals System Architecture 8bit Micro
  • 68.
  • 69.
  • 70.
  • 71.
  • 72. CPU Architecture The Motorola 68000 microprocessor exhibited a processing speed far greater than its contemporaries. This high performance processor found its place in powerful work stations intended for graphics-intensive programs common in engineering. 1979: 16 bit Microprocessors 16 bit micros were designed for use in microcomputer. More general purpose registers, bigger address space, more possible levels of indirection in addressing to allow virtual addresses. About 200,000 transistors
  • 73. CPU Architecture Another requirement of HLLs was the ability to carry out floating point maths, programming the algorithms was tedious and execution slow – hence the idea of a co-processor with hardware for FP maths. This is the INTEL 8087 introduced in 1980 Maths co-processor for the 8088. The maths processor eventually become part of the CPU.
  • 74. CPU Architecture 1981: The IBM PC IBM introduced its PC, igniting a fast growth of the personal computer market. The first PC ran on a 4.77 MHz Intel 8088 microprocessor and used Microsoft´s MS-DOS operating system.
  • 75. CPU Architecture 640K ought to be enough for anybody. -Bill Gates, Microsoft 1981
  • 76.
  • 77. CPU Architecture 1987 INTEL 386: IBM PS/2 Intel 386 32 bit architecture. IBM Personal System/2, with an Intel 80386 CPU, 2 megabytes of memory, 3 ½ inch floppy a nd a 40 megabyte hard drive.
  • 78.
  • 79.
  • 80. CPU Architecture Pre-fetch and Pipeline cont. Pipeline increases latency – it takes multiple clock cycles to from entering the pipeline to execution. When the next instruction is not the next in the pipe everything has to be thrown out. These two problems limit the practical length of a pipeline. Separate instruction and data caches are common.
  • 81.
  • 82. CPU Architecture 1987: Motorola 68030 32-bit enhanced microprocessor with a central processing unit core, a data cache, an instruction cache, an enhanced bus controller, and a memory management unit in a single VLSI device — all operating at speeds of at least 20 MHz.
  • 83. CPU Architecture 1993: INTEL Pentium
  • 84.
  • 85.
  • 86.
  • 87.
  • 88. CPU Architecture? “ The best computer is a man, and it's the only one that can be mass-produced by unskilled labour” - Wernher von Braun
  • 89.