SlideShare a Scribd company logo
1 of 4
Download to read offline
ENGG2410: Digital Design
            Lab 1: Combinational Logic Design Based on
                   Small Scale Integrated Circuits
                             School of Engineering, University of Guelph
                                              Fall 2008


                                Due Date Week #4 2008, In the lab


1     Objectives:
The purpose of this lab is : (a) to introduce you to some of the equipment in the digital lab that you will
be using in this course, (b) to build some basic combinational circuits, (c) to get handy with good practice
of testing and debugging.


2     Introduction
The main components you will be using in this digital design lab are:

    • Proto-board.

    • Logic Probe.

    • Wire Strippers and Chip Puller.

    • TTL SSI Packages.

2.1   Proto-board
The proto-board is for holding and connecting chips in an easy and simple way. As seen in Figure 1 chips
are inserted across the middle “valley” in the proto-board. The set of holes in a vertical line above the
valley are connected electrically, as are the holes below the valley. Thus each pin of the chip in the board
is connected to the holes above (or below) the pin. So, to make a connection between different pins, you
need only make connections between the holes by plugging the bare end of a wire into the holes above or
below the pins.
    In Figure 1, the horizontal lines at the top and bottom of the board delineate holes that are connected
horizontally; note that the space in the middle indicates a disconnection. The horizontally connected holes
at the tops and the vertically connected holes at the side are usually connected to the power and ground
provided by the external connector. The power and ground of the chips are then connected to these strips
of holes. The first thing you should do in the lab is connect power and ground to these horizontal and
vertical strips.




                                                     1
O O O O     O O O O    O O O O   O O O O    O   O   O O   Connected Horizontally

                            O O O O O O O O O O O O O O O O O O O      OO   O   O O

                            O O O O O O O O O O O O O O O O O O O      OO   O   O O

                            O O O O O O O O O O O O O O O O O O O      OO   O   O O   Connected Vertically

                            O O O O O O O O O O O O O O O O O O O      OO   O   O O

                            O                O O O O O O O O                      O      "Valley"
                                 CHIP                              CHIP
                            O                O O O O O O O O                      O     Chip Pins
                            O O O O O O O O O O O O O O O O O O O      OO   O   O O

                            O O O O O O O O O O O O O O O O O O O      OO   O   O O

                            O O O O O O O O O O O O O O O O O O O      OO   O   O O

                            O O O O O O O O O O O O O O O O O O O      OO   O   O O


                            O O O O    O O O O     O O O O   O O O O   O    O   O O




                                      Figure 1: Proto-board Used in the Lab



2.2   Logic Probe
The logic probe is used for measuring the logic values of signals on the board as shown in Figure 2. Be
sure that it has power attached to the correct terminals. To test the probe, touch it to the +5V on the
proto-board and ground, to ensure that it correctly indicates the values high (1) and low (0) respectively.
For this lab, since we’ll be using TTL chips (see below in Section 2.4) you should set the switch to TTL;
in other labs we might be using CMOS chips, and so the switch setting should be changed.




                                                  Figure 2: Logic Probe


   The logic probe also can indicate when a signal is changed (oscillating). Touch the probe to the clock
on the signal generator to see how the probe indicates oscillation.

2.3   Wire Strippers and Chip Puller
The wire strippers are attached to each workstation to make sure they don’t get lost. If you haven’t ever
stripped a wire, try it!
    The chip puller should always be used to remove chips from the proto-board. Doing it with your fingers
will bend the pins and ultimately break them, so don’t.

2.4   TTL SSI Packages
The chips that you will use in this lab are Small Scale Integration (SSI - meaning not much logic on a
single chip) Transistor-Transistor Logic (TTL) family. TTL refers to the nature of the circuit of the digital
logic gate; since we will only be using TTL this one time in the lab, and CMOS logic in the remainder of


                                                              2
the lab, we won’t bother describing the circuit. It is important to know, however, that the logic probe has
a switch that must be set appropriately for the different type of logic on it.
    All of the TTL chips you will use are “Dual In-line Packages” or DIPs. Most of the packages are 14
pins as shown in Figure 3, and the pins are numbered from looking at the chip from the top: Below the
“notch” is pin 1 to pin 7, and above the notch is pin 14 down to 8. NOTE that pin “14” must always
be connected to VCC(+5v) and pin “7” to ground (0V).

                                  14 (Vcc)                 8        Part number is printed
                                                                      on the top of the chip

                    "Notch"               74XX

                                      1                    7 (Gnd)
                                   Figure 3: TTL Chips, Voltage Supply




3    Preparation
Design each of the circuits specified below using only 74LS04 (NOT), 74LS08 (AND) and 74LS32 (OR)
series TTL gates, (Please check the data sheets in Lab#1 Section and other related information
in the General Lab Section). Choose the actual pin numbers of the chips that you will use when you
build your circuit and show them on your circuit diagram - this will make the construction of your circuit
easier.
    In each case, show all of the steps required to go from the specification given below, to the final circuit,
including: assigning variable names to inputs and outputs, deriving a truth table, the logic function, and
the a schematic picture of the final circuit, with pin numbers and chip types.

    • The logic function f = ab + c

    • Design a circuit that has two inputs (x and y) and one output (f) that functions in the following
      way: the function f is true “1” when x and y are the same, and false “0” when they are different.

    • Design a circuit with three inputs (x,y,z) and two outputs (f1 and f2). The first output (f1) should
      be true “1” whenever the number of 1’s in the three inputs is either 1 or 3. The second output (f2)
      should be true “1” whenever the number of 1’s in the three inputs is either 0 or 2. In all other cases,
      the output should be false “0”.

Optional:     using all of the TTL gates available, can you build a cheaper implementation (using fewer
gates and/or wires)?


4    Requirements/In the Lab
The purpose of this lab is to get familiar with the equipment and to build and test several combinational
circuits, and get a sense of how to debug circuits that don’t work.

                                                      3
4.1   Equipment Familiarization
Read through Section 2 of this handout, and test your equipment as indicated in that section. Make sure
you know how all this stuff works; you will be using it heavily in this course, and we’re likely to put
questions about it on midterms and exams.

4.2   Building, Testing and Debugging Circuits
   • For each of the logic functions you designed in the preparation, build the circuit on the proto-board
     using TTL chips which are available in the lab. Use wires connected to the +5 Volt and/or 0 Volt
     to act as switches for your inputs and LED’s or probe to act as output. Use a RED wire to
     connect your circuit to VCC (i.e 5 volt supply), a BLACK wire to connect the circuit to
     GROUND, GREEN wires for inputs, YELLOW wires to make your connections between
     ICs. Remember to hook up the power! Show your teaching assistant that each circuit works
     correctly once it does.

   • Once the final circuit is working, the teaching assistant will break your circuit by inserting a faulty
     wire or component or doing something nasty. You are required to determine what the cause of the
     non-function is. To do this you must show concrete proof of the cause. How do you do that?

4.3   Report
When completed, you will hand in the following in your report:

  1. Your Group #, and Names

  2. Title Page

  3. Explain how you implemented each circuit by providing the truth table and logic function.

  4. Draw your circuit.

  5. Any future recommendation for current lab will be appreciated.




                                                    4

More Related Content

What's hot

Embedded system course projects - Arduino Course
Embedded system course projects - Arduino CourseEmbedded system course projects - Arduino Course
Embedded system course projects - Arduino CourseElaf A.Saeed
 
All about ir arduino - cool
All about ir   arduino - coolAll about ir   arduino - cool
All about ir arduino - coolVlada Stoja
 
Reverse engineering presentation - Digital Alarm Clock
Reverse engineering presentation - Digital Alarm ClockReverse engineering presentation - Digital Alarm Clock
Reverse engineering presentation - Digital Alarm ClockDylan Menezes
 
Arduino cic3
Arduino cic3Arduino cic3
Arduino cic3Jeni Shah
 
Embedded Systems Project Based Training|Engineering Projects,Summer Training
Embedded Systems Project Based Training|Engineering Projects,Summer TrainingEmbedded Systems Project Based Training|Engineering Projects,Summer Training
Embedded Systems Project Based Training|Engineering Projects,Summer TrainingTechnogroovy
 
Key board interfacing with 8051
Key board interfacing with 8051Key board interfacing with 8051
Key board interfacing with 8051DominicHendry
 
Physical prototyping lab1-input_output (2)
Physical prototyping lab1-input_output (2)Physical prototyping lab1-input_output (2)
Physical prototyping lab1-input_output (2)Tony Olsson.
 
Distance measurement using Ultrasonic sensor on Arduino Uno
Distance measurement using Ultrasonic sensor on Arduino UnoDistance measurement using Ultrasonic sensor on Arduino Uno
Distance measurement using Ultrasonic sensor on Arduino UnoAswin KP
 
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segmentDigitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segmentIbrahim R
 
Physical prototyping lab3-serious_serial
Physical prototyping lab3-serious_serialPhysical prototyping lab3-serious_serial
Physical prototyping lab3-serious_serialTony Olsson.
 
B tech Final Year Projects & Embedded Systems Training
B tech Final Year Projects & Embedded Systems Training B tech Final Year Projects & Embedded Systems Training
B tech Final Year Projects & Embedded Systems Training Technogroovy India
 
Arduino workshop
Arduino workshopArduino workshop
Arduino workshopJonah Marrs
 
Ee325 cmos design lab 7 report - loren k schwappach
Ee325 cmos design   lab 7 report - loren k schwappachEe325 cmos design   lab 7 report - loren k schwappach
Ee325 cmos design lab 7 report - loren k schwappachLoren Schwappach
 
selected input/output - sensors and actuators
selected input/output - sensors and actuatorsselected input/output - sensors and actuators
selected input/output - sensors and actuatorsEueung Mulyana
 
37471656 interrupts
37471656 interrupts37471656 interrupts
37471656 interruptstt_aljobory
 
Embedded systems io programming
Embedded systems   io programmingEmbedded systems   io programming
Embedded systems io programmingimtiazalijoono
 

What's hot (20)

Embedded system course projects - Arduino Course
Embedded system course projects - Arduino CourseEmbedded system course projects - Arduino Course
Embedded system course projects - Arduino Course
 
All about ir arduino - cool
All about ir   arduino - coolAll about ir   arduino - cool
All about ir arduino - cool
 
Reverse engineering presentation - Digital Alarm Clock
Reverse engineering presentation - Digital Alarm ClockReverse engineering presentation - Digital Alarm Clock
Reverse engineering presentation - Digital Alarm Clock
 
Arduino cic3
Arduino cic3Arduino cic3
Arduino cic3
 
Embedded Systems Project Based Training|Engineering Projects,Summer Training
Embedded Systems Project Based Training|Engineering Projects,Summer TrainingEmbedded Systems Project Based Training|Engineering Projects,Summer Training
Embedded Systems Project Based Training|Engineering Projects,Summer Training
 
Key board interfacing with 8051
Key board interfacing with 8051Key board interfacing with 8051
Key board interfacing with 8051
 
Class8
Class8Class8
Class8
 
Physical prototyping lab1-input_output (2)
Physical prototyping lab1-input_output (2)Physical prototyping lab1-input_output (2)
Physical prototyping lab1-input_output (2)
 
Programming arduino makeymakey
Programming arduino makeymakeyProgramming arduino makeymakey
Programming arduino makeymakey
 
Distance measurement using Ultrasonic sensor on Arduino Uno
Distance measurement using Ultrasonic sensor on Arduino UnoDistance measurement using Ultrasonic sensor on Arduino Uno
Distance measurement using Ultrasonic sensor on Arduino Uno
 
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segmentDigitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
Digitalclock project 2016 with timer 555 & IC 7490 & IC 7474 & 7 segment
 
Physical prototyping lab3-serious_serial
Physical prototyping lab3-serious_serialPhysical prototyping lab3-serious_serial
Physical prototyping lab3-serious_serial
 
Interrupt
InterruptInterrupt
Interrupt
 
B tech Final Year Projects & Embedded Systems Training
B tech Final Year Projects & Embedded Systems Training B tech Final Year Projects & Embedded Systems Training
B tech Final Year Projects & Embedded Systems Training
 
raushan
raushanraushan
raushan
 
Arduino workshop
Arduino workshopArduino workshop
Arduino workshop
 
Ee325 cmos design lab 7 report - loren k schwappach
Ee325 cmos design   lab 7 report - loren k schwappachEe325 cmos design   lab 7 report - loren k schwappach
Ee325 cmos design lab 7 report - loren k schwappach
 
selected input/output - sensors and actuators
selected input/output - sensors and actuatorsselected input/output - sensors and actuators
selected input/output - sensors and actuators
 
37471656 interrupts
37471656 interrupts37471656 interrupts
37471656 interrupts
 
Embedded systems io programming
Embedded systems   io programmingEmbedded systems   io programming
Embedded systems io programming
 

Similar to Lab1

Similar to Lab1 (20)

2th year iv sem de lab manual
2th year iv sem de lab manual2th year iv sem de lab manual
2th year iv sem de lab manual
 
239587360 ee200-lab-manual
239587360 ee200-lab-manual239587360 ee200-lab-manual
239587360 ee200-lab-manual
 
Lab no 4
Lab no 4Lab no 4
Lab no 4
 
Bca i sem de lab
Bca i sem  de labBca i sem  de lab
Bca i sem de lab
 
Nand gate breadboardtask
Nand gate breadboardtaskNand gate breadboardtask
Nand gate breadboardtask
 
Digital Electronics Lab
Digital Electronics LabDigital Electronics Lab
Digital Electronics Lab
 
Experimentdsd[1]
Experimentdsd[1]Experimentdsd[1]
Experimentdsd[1]
 
DLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdfDLD(Good LAB)-5-10.pdf
DLD(Good LAB)-5-10.pdf
 
Logic Gates & Family.pdf
Logic Gates & Family.pdfLogic Gates & Family.pdf
Logic Gates & Family.pdf
 
Ecet 105 Education Specialist -snaptutorial.com
Ecet 105   Education Specialist -snaptutorial.comEcet 105   Education Specialist -snaptutorial.com
Ecet 105 Education Specialist -snaptutorial.com
 
Micro c lab3(ssd)
Micro c lab3(ssd)Micro c lab3(ssd)
Micro c lab3(ssd)
 
LAB MANUAL
LAB MANUALLAB MANUAL
LAB MANUAL
 
Nrf24l01 tutorial 0
Nrf24l01 tutorial 0Nrf24l01 tutorial 0
Nrf24l01 tutorial 0
 
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docxEEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
EEN 1200 L – Digital FundamentalsMerrimack CollegeLaborato.docx
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 
Introduction to pic
Introduction to picIntroduction to pic
Introduction to pic
 
Sequential Logic
Sequential LogicSequential Logic
Sequential Logic
 
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
 
BB_HowTo.pdf
BB_HowTo.pdfBB_HowTo.pdf
BB_HowTo.pdf
 
Ecet 340 Education is Power/newtonhelp.com
Ecet 340 Education is Power/newtonhelp.comEcet 340 Education is Power/newtonhelp.com
Ecet 340 Education is Power/newtonhelp.com
 

Recently uploaded

Structuring Teams and Portfolios for Success
Structuring Teams and Portfolios for SuccessStructuring Teams and Portfolios for Success
Structuring Teams and Portfolios for SuccessUXDXConf
 
ECS 2024 Teams Premium - Pretty Secure
ECS 2024   Teams Premium - Pretty SecureECS 2024   Teams Premium - Pretty Secure
ECS 2024 Teams Premium - Pretty SecureFemke de Vroome
 
Google I/O Extended 2024 Warsaw
Google I/O Extended 2024 WarsawGoogle I/O Extended 2024 Warsaw
Google I/O Extended 2024 WarsawGDSC PJATK
 
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdfThe Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdfFIDO Alliance
 
Syngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdfSyngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdfSyngulon
 
Salesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone KomSalesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone KomCzechDreamin
 
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptxUnpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptxDavid Michel
 
Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024Patrick Viafore
 
AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101vincent683379
 
Easier, Faster, and More Powerful – Notes Document Properties Reimagined
Easier, Faster, and More Powerful – Notes Document Properties ReimaginedEasier, Faster, and More Powerful – Notes Document Properties Reimagined
Easier, Faster, and More Powerful – Notes Document Properties Reimaginedpanagenda
 
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdfHow Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdfFIDO Alliance
 
How we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdfHow we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdfSrushith Repakula
 
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...FIDO Alliance
 
Portal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russePortal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russe中 央社
 
Oauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoftOauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoftshyamraj55
 
What's New in Teams Calling, Meetings and Devices April 2024
What's New in Teams Calling, Meetings and Devices April 2024What's New in Teams Calling, Meetings and Devices April 2024
What's New in Teams Calling, Meetings and Devices April 2024Stephanie Beckett
 
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPTiSEO AI
 
TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024Stephen Perrenod
 
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...marcuskenyatta275
 
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...FIDO Alliance
 

Recently uploaded (20)

Structuring Teams and Portfolios for Success
Structuring Teams and Portfolios for SuccessStructuring Teams and Portfolios for Success
Structuring Teams and Portfolios for Success
 
ECS 2024 Teams Premium - Pretty Secure
ECS 2024   Teams Premium - Pretty SecureECS 2024   Teams Premium - Pretty Secure
ECS 2024 Teams Premium - Pretty Secure
 
Google I/O Extended 2024 Warsaw
Google I/O Extended 2024 WarsawGoogle I/O Extended 2024 Warsaw
Google I/O Extended 2024 Warsaw
 
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdfThe Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
 
Syngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdfSyngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdf
 
Salesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone KomSalesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
Salesforce Adoption – Metrics, Methods, and Motivation, Antone Kom
 
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptxUnpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
Unpacking Value Delivery - Agile Oxford Meetup - May 2024.pptx
 
Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024
 
AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101
 
Easier, Faster, and More Powerful – Notes Document Properties Reimagined
Easier, Faster, and More Powerful – Notes Document Properties ReimaginedEasier, Faster, and More Powerful – Notes Document Properties Reimagined
Easier, Faster, and More Powerful – Notes Document Properties Reimagined
 
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdfHow Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
 
How we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdfHow we scaled to 80K users by doing nothing!.pdf
How we scaled to 80K users by doing nothing!.pdf
 
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
 
Portal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russePortal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russe
 
Oauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoftOauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoft
 
What's New in Teams Calling, Meetings and Devices April 2024
What's New in Teams Calling, Meetings and Devices April 2024What's New in Teams Calling, Meetings and Devices April 2024
What's New in Teams Calling, Meetings and Devices April 2024
 
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
 
TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024
 
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
TEST BANK For, Information Technology Project Management 9th Edition Kathy Sc...
 
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
 

Lab1

  • 1. ENGG2410: Digital Design Lab 1: Combinational Logic Design Based on Small Scale Integrated Circuits School of Engineering, University of Guelph Fall 2008 Due Date Week #4 2008, In the lab 1 Objectives: The purpose of this lab is : (a) to introduce you to some of the equipment in the digital lab that you will be using in this course, (b) to build some basic combinational circuits, (c) to get handy with good practice of testing and debugging. 2 Introduction The main components you will be using in this digital design lab are: • Proto-board. • Logic Probe. • Wire Strippers and Chip Puller. • TTL SSI Packages. 2.1 Proto-board The proto-board is for holding and connecting chips in an easy and simple way. As seen in Figure 1 chips are inserted across the middle “valley” in the proto-board. The set of holes in a vertical line above the valley are connected electrically, as are the holes below the valley. Thus each pin of the chip in the board is connected to the holes above (or below) the pin. So, to make a connection between different pins, you need only make connections between the holes by plugging the bare end of a wire into the holes above or below the pins. In Figure 1, the horizontal lines at the top and bottom of the board delineate holes that are connected horizontally; note that the space in the middle indicates a disconnection. The horizontally connected holes at the tops and the vertically connected holes at the side are usually connected to the power and ground provided by the external connector. The power and ground of the chips are then connected to these strips of holes. The first thing you should do in the lab is connect power and ground to these horizontal and vertical strips. 1
  • 2. O O O O O O O O O O O O O O O O O O O O Connected Horizontally O O O O O O O O O O O O O O O O O O O OO O O O O O O O O O O O O O O O O O O O O O O OO O O O O O O O O O O O O O O O O O O O O O O OO O O O Connected Vertically O O O O O O O O O O O O O O O O O O O OO O O O O O O O O O O O O O "Valley" CHIP CHIP O O O O O O O O O O Chip Pins O O O O O O O O O O O O O O O O O O O OO O O O O O O O O O O O O O O O O O O O O O O OO O O O O O O O O O O O O O O O O O O O O O O OO O O O O O O O O O O O O O O O O O O O O O O OO O O O O O O O O O O O O O O O O O O O O O O O Figure 1: Proto-board Used in the Lab 2.2 Logic Probe The logic probe is used for measuring the logic values of signals on the board as shown in Figure 2. Be sure that it has power attached to the correct terminals. To test the probe, touch it to the +5V on the proto-board and ground, to ensure that it correctly indicates the values high (1) and low (0) respectively. For this lab, since we’ll be using TTL chips (see below in Section 2.4) you should set the switch to TTL; in other labs we might be using CMOS chips, and so the switch setting should be changed. Figure 2: Logic Probe The logic probe also can indicate when a signal is changed (oscillating). Touch the probe to the clock on the signal generator to see how the probe indicates oscillation. 2.3 Wire Strippers and Chip Puller The wire strippers are attached to each workstation to make sure they don’t get lost. If you haven’t ever stripped a wire, try it! The chip puller should always be used to remove chips from the proto-board. Doing it with your fingers will bend the pins and ultimately break them, so don’t. 2.4 TTL SSI Packages The chips that you will use in this lab are Small Scale Integration (SSI - meaning not much logic on a single chip) Transistor-Transistor Logic (TTL) family. TTL refers to the nature of the circuit of the digital logic gate; since we will only be using TTL this one time in the lab, and CMOS logic in the remainder of 2
  • 3. the lab, we won’t bother describing the circuit. It is important to know, however, that the logic probe has a switch that must be set appropriately for the different type of logic on it. All of the TTL chips you will use are “Dual In-line Packages” or DIPs. Most of the packages are 14 pins as shown in Figure 3, and the pins are numbered from looking at the chip from the top: Below the “notch” is pin 1 to pin 7, and above the notch is pin 14 down to 8. NOTE that pin “14” must always be connected to VCC(+5v) and pin “7” to ground (0V). 14 (Vcc) 8 Part number is printed on the top of the chip "Notch" 74XX 1 7 (Gnd) Figure 3: TTL Chips, Voltage Supply 3 Preparation Design each of the circuits specified below using only 74LS04 (NOT), 74LS08 (AND) and 74LS32 (OR) series TTL gates, (Please check the data sheets in Lab#1 Section and other related information in the General Lab Section). Choose the actual pin numbers of the chips that you will use when you build your circuit and show them on your circuit diagram - this will make the construction of your circuit easier. In each case, show all of the steps required to go from the specification given below, to the final circuit, including: assigning variable names to inputs and outputs, deriving a truth table, the logic function, and the a schematic picture of the final circuit, with pin numbers and chip types. • The logic function f = ab + c • Design a circuit that has two inputs (x and y) and one output (f) that functions in the following way: the function f is true “1” when x and y are the same, and false “0” when they are different. • Design a circuit with three inputs (x,y,z) and two outputs (f1 and f2). The first output (f1) should be true “1” whenever the number of 1’s in the three inputs is either 1 or 3. The second output (f2) should be true “1” whenever the number of 1’s in the three inputs is either 0 or 2. In all other cases, the output should be false “0”. Optional: using all of the TTL gates available, can you build a cheaper implementation (using fewer gates and/or wires)? 4 Requirements/In the Lab The purpose of this lab is to get familiar with the equipment and to build and test several combinational circuits, and get a sense of how to debug circuits that don’t work. 3
  • 4. 4.1 Equipment Familiarization Read through Section 2 of this handout, and test your equipment as indicated in that section. Make sure you know how all this stuff works; you will be using it heavily in this course, and we’re likely to put questions about it on midterms and exams. 4.2 Building, Testing and Debugging Circuits • For each of the logic functions you designed in the preparation, build the circuit on the proto-board using TTL chips which are available in the lab. Use wires connected to the +5 Volt and/or 0 Volt to act as switches for your inputs and LED’s or probe to act as output. Use a RED wire to connect your circuit to VCC (i.e 5 volt supply), a BLACK wire to connect the circuit to GROUND, GREEN wires for inputs, YELLOW wires to make your connections between ICs. Remember to hook up the power! Show your teaching assistant that each circuit works correctly once it does. • Once the final circuit is working, the teaching assistant will break your circuit by inserting a faulty wire or component or doing something nasty. You are required to determine what the cause of the non-function is. To do this you must show concrete proof of the cause. How do you do that? 4.3 Report When completed, you will hand in the following in your report: 1. Your Group #, and Names 2. Title Page 3. Explain how you implemented each circuit by providing the truth table and logic function. 4. Draw your circuit. 5. Any future recommendation for current lab will be appreciated. 4