SlideShare a Scribd company logo
1 of 9
ADC




                                                        1
LARE   Laboratory for Applied Research in Electronics
• PIC16F877A has 8 analog input channels
              • 5 Channels on PORT A
              • 3 Channels on PORT E




•10 bit resolution


• Basic registers used for ADC conversion

       • ADCON0
       • ADCON1



                                                                         2
                 LARE   Laboratory for Applied Research in Electronics
ADCON0
    • Controls the operation of A/D module

Bit 7                                                                                     Bit 0
 ADCS1 ADCS2          CHS2          CHS1            CHS0             ADGO        ----   ADON

Bit 7:6 – ADCS1:ADCS2 – A/D conversion clock select bit

Bit 5:3 – CHS2:CHS0 – Analog channel select bit

Bit 2 – ADGO – A/D conversion status bit

Bit 1 – Unimplemented – Set as ‘0’

Bit 0 – ADON – A/D ON bit


                         LARE   Laboratory for Applied Research in Electronics
ADCS1   ADCS2      CLOCK

0       0          Fosc/2

0       1          Fosc/8

1       0          Fosc/32

1       1          FRC(Clock derived from Internal A/D RC Oscillator)




            LARE   Laboratory for Applied Research in Electronics
CHS2     CHS1                   CHS0                    Analog Channel

 0            0                    0                    Channel 0,(AN0)

 0            0                    1                    Channel 1,(AN1)


 0            1                    0                    Channel 2,(AN2)

 0            1                    1                    Channel 3,(AN3)

 1            0                    0                    Channel 4,(AN4)

 1            0                    1                    Channel 5,(AN5)

 1            1                    0                    Channel 6,(AN6)

 1            1                    1                    Channel 7,(AN7)


       LARE       Laboratory for Applied Research in Electronics
ADGO:
  When ADON=1
1 = Starts A/D conversion(automatically cleared by
  hardware when conversion is complete)
0 = A/D not in progress

ADON:
1 = A/D conversion module is powered up
0 = A/D conversion is shut off

               LARE   Laboratory for Applied Research in Electronics
ADCON1
    • Configure the functions of port pins

Bit 7                                                                                     Bit 0
 -------    --------   ADFM            ------         PCFG3             PCFG2     PCFG1 PCFG0


Bit 7:6 – Unimplemented – Read as ‘0’

Bit 5 – ADFM – A/D result format select

Bit 4 – Unimplemented – Read as ‘0’


Bit 3:0 – PCFG3:PCFG0 – A/D port configuration control bits



                          LARE   Laboratory for Applied Research in Electronics
ADFM :
1 = Right justified. 6 MSB of ADRESH are read as ‘0’
0 = Left justified. 6 LSB of ADRESL are read as ‘0’

                                       10- Bit Result

              ADFM=1                                                           ADFM=0




7        210      7                   0                     7                      0 7 65        0

 0000        00       RESULT                                    RESULT               0 0 0000


     ADRESH            ADRESL                                     ADRESH                ADRESL


                      10-bit                                            10-bit
         Right justified                                                   Left justified
                           LARE   Laboratory for Applied Research in Electronics
PCFG3:0   AN7   AN6         AN5           AN4          AN3              AN2   AN1   AN0
 0000      A     A            A             A             A              A     A     A
 0001      A     A            A             A         VREF+              A     A     A
 0010     D      D            D             A             A              A     A     A
 0011     D      D            D             A         VREF+              A     A     A
 0100     D      D            D             D             A             D      A     A
 0101     D      D            D             D         VREF+             D      A     A
 011X     D      D            D             D            D              D     D     D
 1000      A     A            A             A         VREF+         VREF-      A     A
 1001     D      D            A             A             A              A     A     A
 1010     D      D            A             A         VREF+              A     A     A
 1011     D      D            A             A         VREF+         VREF-      A     A
 1100     D      D            D             A         VREF+         VREF-      A     A
 1101     D      D            D             D         VREF+         VREF-      A     A
 1110     D      D            D             D            D              D     D      A
 1111     D      D            D             D         VREF+         VREF-     D      A
                LARE   Laboratory for Applied Research in Electronics

More Related Content

What's hot

ICEBreaker Option: S- functions Verification
ICEBreaker Option: S- functions VerificationICEBreaker Option: S- functions Verification
ICEBreaker Option: S- functions VerificationNMDG NV
 
N13T1のスパイスモデル
N13T1のスパイスモデルN13T1のスパイスモデル
N13T1のスパイスモデルTsuyoshi Horigome
 
SPICE MODEL of 2SD1830 in SPICE PARK
SPICE MODEL of 2SD1830 in SPICE PARKSPICE MODEL of 2SD1830 in SPICE PARK
SPICE MODEL of 2SD1830 in SPICE PARKTsuyoshi Horigome
 
Boost Converter Circuit (Step-up) using PSpice
Boost Converter Circuit (Step-up) using PSpiceBoost Converter Circuit (Step-up) using PSpice
Boost Converter Circuit (Step-up) using PSpiceTsuyoshi Horigome
 
Maicrocontroller lab basic experiments
Maicrocontroller lab basic experimentsMaicrocontroller lab basic experiments
Maicrocontroller lab basic experimentsNoor Tahasildar
 
Basic circuit or cad
Basic circuit or cadBasic circuit or cad
Basic circuit or cadanishgoel
 
Micro Controller lab basic experiments (1)
Micro Controller lab basic experiments (1)Micro Controller lab basic experiments (1)
Micro Controller lab basic experiments (1)Noor Tahasildar
 
SPICE MODEL of 2SC3467D , TC=150degree in SPICE PARK
SPICE MODEL of 2SC3467D , TC=150degree in SPICE PARKSPICE MODEL of 2SC3467D , TC=150degree in SPICE PARK
SPICE MODEL of 2SC3467D , TC=150degree in SPICE PARKTsuyoshi Horigome
 
Live Hacks TV - Shift register
Live Hacks TV - Shift registerLive Hacks TV - Shift register
Live Hacks TV - Shift registerSoham Malakar
 
SPICE MODEL of uPC741G2 in SPICE PARK
SPICE MODEL of uPC741G2 in SPICE PARKSPICE MODEL of uPC741G2 in SPICE PARK
SPICE MODEL of uPC741G2 in SPICE PARKTsuyoshi Horigome
 
SPICE MODEL of uPC741C in SPICE PARK
SPICE MODEL of uPC741C in SPICE PARKSPICE MODEL of uPC741C in SPICE PARK
SPICE MODEL of uPC741C in SPICE PARKTsuyoshi Horigome
 
SPICE MODEL of NJM78LR05 in SPICE PARK
SPICE MODEL of NJM78LR05 in SPICE PARKSPICE MODEL of NJM78LR05 in SPICE PARK
SPICE MODEL of NJM78LR05 in SPICE PARKTsuyoshi Horigome
 
0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD Screen
0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD Screen0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD Screen
0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD ScreenShawn Lee
 
SPICE MODEL of TRS16A65C (Professional Model) in SPICE PARK
SPICE MODEL of TRS16A65C (Professional Model) in SPICE PARKSPICE MODEL of TRS16A65C (Professional Model) in SPICE PARK
SPICE MODEL of TRS16A65C (Professional Model) in SPICE PARKTsuyoshi Horigome
 
Original Driver Mosfet IR4427PBF 4427 DIP-8 New
Original Driver Mosfet IR4427PBF 4427 DIP-8 NewOriginal Driver Mosfet IR4427PBF 4427 DIP-8 New
Original Driver Mosfet IR4427PBF 4427 DIP-8 NewAUTHELECTRONIC
 

What's hot (18)

ICEBreaker Option: S- functions Verification
ICEBreaker Option: S- functions VerificationICEBreaker Option: S- functions Verification
ICEBreaker Option: S- functions Verification
 
N13T1のスパイスモデル
N13T1のスパイスモデルN13T1のスパイスモデル
N13T1のスパイスモデル
 
Integrated circuit (data sheet)
Integrated circuit (data sheet)Integrated circuit (data sheet)
Integrated circuit (data sheet)
 
SPICE MODEL of 2SD1830 in SPICE PARK
SPICE MODEL of 2SD1830 in SPICE PARKSPICE MODEL of 2SD1830 in SPICE PARK
SPICE MODEL of 2SD1830 in SPICE PARK
 
PUTのスパイスモデル
PUTのスパイスモデルPUTのスパイスモデル
PUTのスパイスモデル
 
Boost Converter Circuit (Step-up) using PSpice
Boost Converter Circuit (Step-up) using PSpiceBoost Converter Circuit (Step-up) using PSpice
Boost Converter Circuit (Step-up) using PSpice
 
Maicrocontroller lab basic experiments
Maicrocontroller lab basic experimentsMaicrocontroller lab basic experiments
Maicrocontroller lab basic experiments
 
Basic circuit or cad
Basic circuit or cadBasic circuit or cad
Basic circuit or cad
 
Micro Controller lab basic experiments (1)
Micro Controller lab basic experiments (1)Micro Controller lab basic experiments (1)
Micro Controller lab basic experiments (1)
 
SPICE MODEL of 2SC3467D , TC=150degree in SPICE PARK
SPICE MODEL of 2SC3467D , TC=150degree in SPICE PARKSPICE MODEL of 2SC3467D , TC=150degree in SPICE PARK
SPICE MODEL of 2SC3467D , TC=150degree in SPICE PARK
 
Live Hacks TV - Shift register
Live Hacks TV - Shift registerLive Hacks TV - Shift register
Live Hacks TV - Shift register
 
SPICE MODEL of uPC741G2 in SPICE PARK
SPICE MODEL of uPC741G2 in SPICE PARKSPICE MODEL of uPC741G2 in SPICE PARK
SPICE MODEL of uPC741G2 in SPICE PARK
 
SPICE MODEL of uPC741C in SPICE PARK
SPICE MODEL of uPC741C in SPICE PARKSPICE MODEL of uPC741C in SPICE PARK
SPICE MODEL of uPC741C in SPICE PARK
 
SPICE MODEL of NJM78LR05 in SPICE PARK
SPICE MODEL of NJM78LR05 in SPICE PARKSPICE MODEL of NJM78LR05 in SPICE PARK
SPICE MODEL of NJM78LR05 in SPICE PARK
 
0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD Screen
0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD Screen0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD Screen
0.47 inch LCD Micro Dispalay 800x600 Resolution RGB Interface LCD Screen
 
SPICE MODEL of TRS16A65C (Professional Model) in SPICE PARK
SPICE MODEL of TRS16A65C (Professional Model) in SPICE PARKSPICE MODEL of TRS16A65C (Professional Model) in SPICE PARK
SPICE MODEL of TRS16A65C (Professional Model) in SPICE PARK
 
Original Driver Mosfet IR4427PBF 4427 DIP-8 New
Original Driver Mosfet IR4427PBF 4427 DIP-8 NewOriginal Driver Mosfet IR4427PBF 4427 DIP-8 New
Original Driver Mosfet IR4427PBF 4427 DIP-8 New
 
Kramer 401Dxl
Kramer 401DxlKramer 401Dxl
Kramer 401Dxl
 

Similar to Adc(pic)

Lect2 up360 (100329)
Lect2 up360 (100329)Lect2 up360 (100329)
Lect2 up360 (100329)aicdesign
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converterCorrado Santoro
 
EASA PART-66 MODULE 5.3 : DATA CONVERSION
EASA PART-66 MODULE 5.3 : DATA CONVERSIONEASA PART-66 MODULE 5.3 : DATA CONVERSION
EASA PART-66 MODULE 5.3 : DATA CONVERSIONsoulstalker
 
Ic apps lab_manual_jwfiles
Ic apps lab_manual_jwfilesIc apps lab_manual_jwfiles
Ic apps lab_manual_jwfilesVijay Kumar
 
Analog-Digital-Converter.ppt
Analog-Digital-Converter.pptAnalog-Digital-Converter.ppt
Analog-Digital-Converter.pptssuserf2cc17
 
Analog-Digital-Converter for nyquiest model.ppt
Analog-Digital-Converter for nyquiest model.pptAnalog-Digital-Converter for nyquiest model.ppt
Analog-Digital-Converter for nyquiest model.pptBEVARAVASUDEVAAP1813
 
Analog-Digital-Converter.ppt
Analog-Digital-Converter.pptAnalog-Digital-Converter.ppt
Analog-Digital-Converter.pptanilvasudev19
 
343logic-design-lab-manual-10 esl38-3rd-sem-2011
343logic-design-lab-manual-10 esl38-3rd-sem-2011343logic-design-lab-manual-10 esl38-3rd-sem-2011
343logic-design-lab-manual-10 esl38-3rd-sem-2011e11ie
 
Lect2 up370 (100329)
Lect2 up370 (100329)Lect2 up370 (100329)
Lect2 up370 (100329)aicdesign
 
ADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.pptADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.pptBEVARAVASUDEVAAP1813
 
Audio led bargraph equalizer
Audio led bargraph equalizerAudio led bargraph equalizer
Audio led bargraph equalizerdouglaslyon
 

Similar to Adc(pic) (20)

Lect2 up360 (100329)
Lect2 up360 (100329)Lect2 up360 (100329)
Lect2 up360 (100329)
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converter
 
Módulo adc 18f4550
Módulo adc   18f4550Módulo adc   18f4550
Módulo adc 18f4550
 
Lecture 12 (adc) rv01
Lecture 12  (adc) rv01Lecture 12  (adc) rv01
Lecture 12 (adc) rv01
 
EASA PART-66 MODULE 5.3 : DATA CONVERSION
EASA PART-66 MODULE 5.3 : DATA CONVERSIONEASA PART-66 MODULE 5.3 : DATA CONVERSION
EASA PART-66 MODULE 5.3 : DATA CONVERSION
 
Adc f04
Adc f04Adc f04
Adc f04
 
Ic apps lab_manual_jwfiles
Ic apps lab_manual_jwfilesIc apps lab_manual_jwfiles
Ic apps lab_manual_jwfiles
 
Analog-Digital-Converter.ppt
Analog-Digital-Converter.pptAnalog-Digital-Converter.ppt
Analog-Digital-Converter.ppt
 
Analog-Digital-Converter.ppt
Analog-Digital-Converter.pptAnalog-Digital-Converter.ppt
Analog-Digital-Converter.ppt
 
Analog-Digital-Converter for nyquiest model.ppt
Analog-Digital-Converter for nyquiest model.pptAnalog-Digital-Converter for nyquiest model.ppt
Analog-Digital-Converter for nyquiest model.ppt
 
Analog-Digital-Converter.ppt
Analog-Digital-Converter.pptAnalog-Digital-Converter.ppt
Analog-Digital-Converter.ppt
 
De lab manual
De lab manualDe lab manual
De lab manual
 
Prese000
Prese000Prese000
Prese000
 
98788885 ic-lab-maual
98788885 ic-lab-maual98788885 ic-lab-maual
98788885 ic-lab-maual
 
343logic-design-lab-manual-10 esl38-3rd-sem-2011
343logic-design-lab-manual-10 esl38-3rd-sem-2011343logic-design-lab-manual-10 esl38-3rd-sem-2011
343logic-design-lab-manual-10 esl38-3rd-sem-2011
 
Lect2 up370 (100329)
Lect2 up370 (100329)Lect2 up370 (100329)
Lect2 up370 (100329)
 
8051 FINIAL
8051 FINIAL8051 FINIAL
8051 FINIAL
 
Ab cs of_adcs
Ab cs of_adcsAb cs of_adcs
Ab cs of_adcs
 
ADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.pptADC Conveter Performance and Limitations.ppt
ADC Conveter Performance and Limitations.ppt
 
Audio led bargraph equalizer
Audio led bargraph equalizerAudio led bargraph equalizer
Audio led bargraph equalizer
 

Recently uploaded

DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamUiPathCommunity
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfOrbitshub
 
CNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In PakistanCNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In Pakistandanishmna97
 
WSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering DevelopersWSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering DevelopersWSO2
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDropbox
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century educationjfdjdjcjdnsjd
 
Vector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxVector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxRemote DBA Services
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingEdi Saputra
 
Exploring Multimodal Embeddings with Milvus
Exploring Multimodal Embeddings with MilvusExploring Multimodal Embeddings with Milvus
Exploring Multimodal Embeddings with MilvusZilliz
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FMESafe Software
 
Corporate and higher education May webinar.pptx
Corporate and higher education May webinar.pptxCorporate and higher education May webinar.pptx
Corporate and higher education May webinar.pptxRustici Software
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...DianaGray10
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAndrey Devyatkin
 
Platformless Horizons for Digital Adaptability
Platformless Horizons for Digital AdaptabilityPlatformless Horizons for Digital Adaptability
Platformless Horizons for Digital AdaptabilityWSO2
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Zilliz
 
ICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesrafiqahmad00786416
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoffsammart93
 

Recently uploaded (20)

DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
 
CNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In PakistanCNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In Pakistan
 
WSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering DevelopersWSO2's API Vision: Unifying Control, Empowering Developers
WSO2's API Vision: Unifying Control, Empowering Developers
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
 
Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..
 
Vector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxVector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptx
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
Exploring Multimodal Embeddings with Milvus
Exploring Multimodal Embeddings with MilvusExploring Multimodal Embeddings with Milvus
Exploring Multimodal Embeddings with Milvus
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Corporate and higher education May webinar.pptx
Corporate and higher education May webinar.pptxCorporate and higher education May webinar.pptx
Corporate and higher education May webinar.pptx
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
Platformless Horizons for Digital Adaptability
Platformless Horizons for Digital AdaptabilityPlatformless Horizons for Digital Adaptability
Platformless Horizons for Digital Adaptability
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)
 
ICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesICT role in 21st century education and its challenges
ICT role in 21st century education and its challenges
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 

Adc(pic)

  • 1. ADC 1 LARE Laboratory for Applied Research in Electronics
  • 2. • PIC16F877A has 8 analog input channels • 5 Channels on PORT A • 3 Channels on PORT E •10 bit resolution • Basic registers used for ADC conversion • ADCON0 • ADCON1 2 LARE Laboratory for Applied Research in Electronics
  • 3. ADCON0 • Controls the operation of A/D module Bit 7 Bit 0 ADCS1 ADCS2 CHS2 CHS1 CHS0 ADGO ---- ADON Bit 7:6 – ADCS1:ADCS2 – A/D conversion clock select bit Bit 5:3 – CHS2:CHS0 – Analog channel select bit Bit 2 – ADGO – A/D conversion status bit Bit 1 – Unimplemented – Set as ‘0’ Bit 0 – ADON – A/D ON bit LARE Laboratory for Applied Research in Electronics
  • 4. ADCS1 ADCS2 CLOCK 0 0 Fosc/2 0 1 Fosc/8 1 0 Fosc/32 1 1 FRC(Clock derived from Internal A/D RC Oscillator) LARE Laboratory for Applied Research in Electronics
  • 5. CHS2 CHS1 CHS0 Analog Channel 0 0 0 Channel 0,(AN0) 0 0 1 Channel 1,(AN1) 0 1 0 Channel 2,(AN2) 0 1 1 Channel 3,(AN3) 1 0 0 Channel 4,(AN4) 1 0 1 Channel 5,(AN5) 1 1 0 Channel 6,(AN6) 1 1 1 Channel 7,(AN7) LARE Laboratory for Applied Research in Electronics
  • 6. ADGO: When ADON=1 1 = Starts A/D conversion(automatically cleared by hardware when conversion is complete) 0 = A/D not in progress ADON: 1 = A/D conversion module is powered up 0 = A/D conversion is shut off LARE Laboratory for Applied Research in Electronics
  • 7. ADCON1 • Configure the functions of port pins Bit 7 Bit 0 ------- -------- ADFM ------ PCFG3 PCFG2 PCFG1 PCFG0 Bit 7:6 – Unimplemented – Read as ‘0’ Bit 5 – ADFM – A/D result format select Bit 4 – Unimplemented – Read as ‘0’ Bit 3:0 – PCFG3:PCFG0 – A/D port configuration control bits LARE Laboratory for Applied Research in Electronics
  • 8. ADFM : 1 = Right justified. 6 MSB of ADRESH are read as ‘0’ 0 = Left justified. 6 LSB of ADRESL are read as ‘0’ 10- Bit Result ADFM=1 ADFM=0 7 210 7 0 7 0 7 65 0 0000 00 RESULT RESULT 0 0 0000 ADRESH ADRESL ADRESH ADRESL 10-bit 10-bit Right justified Left justified LARE Laboratory for Applied Research in Electronics
  • 9. PCFG3:0 AN7 AN6 AN5 AN4 AN3 AN2 AN1 AN0 0000 A A A A A A A A 0001 A A A A VREF+ A A A 0010 D D D A A A A A 0011 D D D A VREF+ A A A 0100 D D D D A D A A 0101 D D D D VREF+ D A A 011X D D D D D D D D 1000 A A A A VREF+ VREF- A A 1001 D D A A A A A A 1010 D D A A VREF+ A A A 1011 D D A A VREF+ VREF- A A 1100 D D D A VREF+ VREF- A A 1101 D D D D VREF+ VREF- A A 1110 D D D D D D D A 1111 D D D D VREF+ VREF- D A LARE Laboratory for Applied Research in Electronics