SlideShare a Scribd company logo
1 of 15
Download to read offline
SYNERGIE CAD
 Confidential
   Page 1
                Design Engineering, Layout & Simulation
                Date: 29/02/12
Design Engineering
                                                 Overview

                •   PCB Design is an important part of the
                    project as it is the link between the
                    electronic and physical parts.
                •   This puts the PCB designer in a
                    position where they are having to find
                    the best solution which meets all the
                    requirements of the Test Platform,
                    Test Engineers, Manufacturers and
                    Assemblers.
                •   With increasing complexity in the
                    projects comes a greater chance of
                    conflict between these requirements.
                •   Our understanding of the complete
                    PCB design process and PCB                ELECTRONIC              MECHANICAL
                    manufacturing process will help          TESTER SPECIFICATION
                                                              SCHEMATIC / NETLIST
                                                                                     TESTER SPECIFICATION
                                                                                      SOCKET DATA SHEET
                    eliminate any possible conflicts,              PINOUT
                                                                     BoM
                                                                                    HANDLER SPECIFICATION


                    reducing design time and maximising          CONSTRAINTS


                    the manufacturability and ruggedness
                    of the PCB.
                •   Our experience of RF, High Speed
                    Digital and Analog design supported
                    by Simulation enable us to deliver the   MANUFACTURE               ASSEMBLY
                                                                   GERBER                  BoM
SYNERGIE CAD        required electrical performance of the        DRILL FILES        ASSEMBLY DRAWING
                                                                                       PLACMENT FILE
 Confidential       PCB.
   Page 2
Design Engineering
                             Schematic Capture and Layout Experience

                •   Combined our design engineers have a broad background and experience in RF Microwave,
                    Electronics, Chemistry, Mechanical engineering and PCB Layout.
                •   As a brief summary of our design experience includes:
                     –   uBGA, RF, High Speed Digital, Analog, Mixed Signal designs.
                     –   Complex board builds, blind, buried, micro vias, multiple laminations and combined materials.
                     –   Impedance controlled: Differential, Single ended, Stripline and Surface Microstrip, Embedded
                         Microstrip,.
                     –   Mechanical: Sockets, Shielding, Systems, Custom Stiffeners, Cables.




SYNERGIE CAD
 Confidential
   Page 3
Examples - Design Engineering - Test Interface Boards
                     Design, Manufacture, Assembly and Test




                                                               Only a very small
SYNERGIE CAD
 Confidential
                                                               sample of boards
   Page 4                                                      Designed and
                                                               Manufactured.
Design Engineering
                                         Simulation Overview - Tool Set

                •    ANSYS HFSS software is the industry-standard simulation tool for 3-D full-wave electromagnetic field
                     simulation and is essential for the design of high-frequency and high-speed component design.
                       – Provides accuracy to design OF high-speed components, test sockets, PCB interconnects,
                           high-frequency components and RF/microwave components.
                       – Evaluate signal quality, including transmission path losses, reflection loss due to impedance
                           mismatches, parasitic coupling and radiation.
                       – Visualize 3-D electromagnetic fields.

                •    ANSYS SIWave to analyse complete designs (includes multiple, arbitrarily shaped power/ground
                     layers, vias, signal traces and circuit elements).
                       – Perform complete signal-integrity and power-integrity analysis from DC to beyond 10 GHz.

                •    Extract matrix parameters (S,Y, Z parameters), of signal nets and power distribution networks directly
                     from EDA layout databases*.

                •    Aids in the identification of signal-integrity and power-integrity problems and are critical to first-pass
                     system success.




SYNERGIE CAD
 Confidential
   Page 5       * ODB++ is used as a common transfer method. It must be verified if the ODB++ file created by a
                particular package is compatible.
Simulation
                                                         EDA Data Import

                •     ODB++ data files from EDA from the Layout tool directly imported.
                        –   Ability to provide simulation as a separate service.
                •     Measurement ports are place at the required points on the layout
                •     Extract matrix parameters (S,Y, Z parameters) for analysis.
                •     Cut-out sections to perform 3D Full-wave simulation of High-frequency
                      sections and RF/microwave.




SYNERGIE CAD
 Confidential
   Page 6
                    Verigy 93K 9.5”, Vertical Probe Card, 32 Layer
Simulation - Signal Integrity
                             Matrix Data (S,Y,Z, Parameters) Analysis




                   Transmission and Return Loss                         Signal Isolation




SYNERGIE CAD
                RF, Inductance and                       RF, Impedance, VSWR, Matching
 Confidential
   Page 7
                Capacitance Measurements
Simulation - Signal Integrity
                                             TDR Analysis

                                            Open circuit seen:
                                            ~7ns / 2 (return time of signal path) = ~3ns




                      Disturbance from Components




SYNERGIE CAD
 Confidential
   Page 8       Tester pogo, t = 0ns
Simulation - Signal Integrity
                      Matrix Data Exported for use with Circuit Simulators

                •   Terminal data exported
                •   Port[1] = N1_1022
                •   Port[2] = P1_1022
                •   Port[3] = N2_1022
                                                                 Example, Net 1021
                •   Port[4] = N1_1025
                •   Port[5] = N2_1025        Port[6] = N1_1021                         Port[7] = N2_1021
                •   Port[6] = N1_1021
                •   Port[7] = N2_1021
                •   Port[8] = N1_1024
                •   Port[9] = N2_1024                       S7,6
                •   Port[10] = P2_1022           S6,6                                              S7,7
                •   Port[11] = P1_1025                                    Net: n1021
                                                                          Net: p1021
                •   Port[12] = P2_1025           S13,13                                            S14,14
                •   Port[13] = P1_1021
                •   Port[14] = P2_1021                     S14,13
                •   Port[15] = P1_1024
                •   Port[16] = P2_1024


                                             Port[13] = P1_1021                        Port[14] = P2_1021




SYNERGIE CAD        Touchstone S-Parameter data files
 Confidential
   Page 9
Example Simulation - Signal Integrity
                Optimised 50 ohm Via, Transmission and Reflection Loss




SYNERGIE CAD
 Confidential
   Page 10
Example Simulation - Signal Integrity
                Optimised Tapered RF Transformation


                                 Optimised RF tapered transmission line
                                 impedance transformation, wideband, up to
                                 30GHz.




SYNERGIE CAD
 Confidential
   Page 11
Simulation - Power Integrity
                             Basic Requirement: Target Impedance

                                                  I

                        DPS                V                       Z           DUT


                •   The Impedance looking in the DPS from the device should be kept low over
                    a broad frequency range.
                •   The Desired Frequency Range and Impedance Value is referred to as the
                    Target Impedance.




SYNERGIE CAD
 Confidential
   Page 12
Simulation - Power Integrity
                        Component Effectiveness on Target Impedance

                •   Optimisation of the placement of components, minimise resonances.
                •   Optimisation of capacitor type for the required performance over the desired
                    frequency range.
                •   Optimisation of the layout to improve performance.




SYNERGIE CAD                         1KHz    1MHz 100MHz GHz
 Confidential
   Page 13                            Bulk       Ceramic      Planes
                                      Capacitors Capacitors
Example Simulation - Power Integrity
                Matrix Data (S,Y,Z, Parameters) Analysis




                                      Impedance of power plane only with no decoupling




SYNERGIE CAD
 Confidential   Power impedance with decoupling included
   Page 14
Thank You


SYNERGIE CAD
 Confidential
   Page 15

More Related Content

What's hot

Understanding ISP Wiring
Understanding ISP WiringUnderstanding ISP Wiring
Understanding ISP Wiringrns-usa
 
LTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeLTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeDinesh Prasath
 
Ball Systems Capabilities
Ball Systems CapabilitiesBall Systems Capabilities
Ball Systems Capabilitiesamhoff
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS G
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah
 
Dornan Engineering Company Brochure
Dornan Engineering Company BrochureDornan Engineering Company Brochure
Dornan Engineering Company BrochureJamiebarlow
 
IRJET- Review on Dynamic Reconfiguration of Filters for Signal Processing
IRJET- Review on Dynamic Reconfiguration of Filters for Signal ProcessingIRJET- Review on Dynamic Reconfiguration of Filters for Signal Processing
IRJET- Review on Dynamic Reconfiguration of Filters for Signal ProcessingIRJET Journal
 
BSmithResume2016
BSmithResume2016BSmithResume2016
BSmithResume2016Barry Smith
 
Computer simulation of_induction_heating
Computer simulation of_induction_heatingComputer simulation of_induction_heating
Computer simulation of_induction_heatingalmohammad
 
Trends and challenges in IP based SOC design
Trends and challenges in IP based SOC designTrends and challenges in IP based SOC design
Trends and challenges in IP based SOC designAishwaryaRavishankar8
 
Resume analog
Resume analogResume analog
Resume analogtarora1
 
Resume mixed signal
Resume mixed signalResume mixed signal
Resume mixed signaltarora1
 
Circuits llc presentation 2011
Circuits llc  presentation 2011Circuits llc  presentation 2011
Circuits llc presentation 2011LoriV
 

What's hot (20)

DSP Processors versus ASICs
DSP Processors versus ASICsDSP Processors versus ASICs
DSP Processors versus ASICs
 
CDR2(Sajjad Tarahomi)
CDR2(Sajjad Tarahomi)CDR2(Sajjad Tarahomi)
CDR2(Sajjad Tarahomi)
 
Understanding ISP Wiring
Understanding ISP WiringUnderstanding ISP Wiring
Understanding ISP Wiring
 
LTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeLTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_Resume
 
Ball Systems Capabilities
Ball Systems CapabilitiesBall Systems Capabilities
Ball Systems Capabilities
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWARE
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised Resume
 
Resume
ResumeResume
Resume
 
Dornan Engineering Company Brochure
Dornan Engineering Company BrochureDornan Engineering Company Brochure
Dornan Engineering Company Brochure
 
IRJET- Review on Dynamic Reconfiguration of Filters for Signal Processing
IRJET- Review on Dynamic Reconfiguration of Filters for Signal ProcessingIRJET- Review on Dynamic Reconfiguration of Filters for Signal Processing
IRJET- Review on Dynamic Reconfiguration of Filters for Signal Processing
 
BSmithResume2016
BSmithResume2016BSmithResume2016
BSmithResume2016
 
Computer simulation of_induction_heating
Computer simulation of_induction_heatingComputer simulation of_induction_heating
Computer simulation of_induction_heating
 
Trends and challenges in IP based SOC design
Trends and challenges in IP based SOC designTrends and challenges in IP based SOC design
Trends and challenges in IP based SOC design
 
Resume analog
Resume analogResume analog
Resume analog
 
Resume mixed signal
Resume mixed signalResume mixed signal
Resume mixed signal
 
Ground Vehicle Brochure
Ground Vehicle BrochureGround Vehicle Brochure
Ground Vehicle Brochure
 
Circuits llc presentation 2011
Circuits llc  presentation 2011Circuits llc  presentation 2011
Circuits llc presentation 2011
 
PCB DESIGN - Introduction to PCB Design Library Creation
PCB DESIGN -  Introduction to PCB Design Library Creation PCB DESIGN -  Introduction to PCB Design Library Creation
PCB DESIGN - Introduction to PCB Design Library Creation
 
Pcb design process
Pcb design processPcb design process
Pcb design process
 
Product Design For Medical Devices Webinar
Product Design For Medical Devices WebinarProduct Design For Medical Devices Webinar
Product Design For Medical Devices Webinar
 

Similar to Design & simulation capability

Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Chapter13 pcb design
Chapter13 pcb designChapter13 pcb design
Chapter13 pcb designVin Voro
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check ResumeBill Check
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Design challenges in physical design
Design challenges in physical designDesign challenges in physical design
Design challenges in physical designDeiptii Das
 
gsmackay-en3602-project
gsmackay-en3602-projectgsmackay-en3602-project
gsmackay-en3602-projectGerard Mackay
 
AJAY NANOCHIP RESUME
AJAY NANOCHIP RESUMEAJAY NANOCHIP RESUME
AJAY NANOCHIP RESUMEAJAY ABRAHAM
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen
 
Totem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsTotem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsAnsys
 
JD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdfJD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdfPallavBishi1
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resumeedwin vinoth
 
Segmented Sigma Delta DAC using Coarse and Fine Architecture
Segmented Sigma Delta DAC using Coarse and Fine ArchitectureSegmented Sigma Delta DAC using Coarse and Fine Architecture
Segmented Sigma Delta DAC using Coarse and Fine ArchitectureIRJET Journal
 
Hard IP Core design | Convolution Encoder
Hard IP Core design | Convolution EncoderHard IP Core design | Convolution Encoder
Hard IP Core design | Convolution EncoderArchit Vora
 

Similar to Design & simulation capability (20)

Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Chapter13 pcb design
Chapter13 pcb designChapter13 pcb design
Chapter13 pcb design
 
William Check Resume
William Check ResumeWilliam Check Resume
William Check Resume
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Design challenges in physical design
Design challenges in physical designDesign challenges in physical design
Design challenges in physical design
 
gsmackay-en3602-project
gsmackay-en3602-projectgsmackay-en3602-project
gsmackay-en3602-project
 
AJAY NANOCHIP RESUME
AJAY NANOCHIP RESUMEAJAY NANOCHIP RESUME
AJAY NANOCHIP RESUME
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
 
Harness proD
Harness proDHarness proD
Harness proD
 
Resume-Shams_v3
Resume-Shams_v3Resume-Shams_v3
Resume-Shams_v3
 
Creating Digital Experience in PCB Designs 2019
Creating Digital Experience in PCB Designs 2019Creating Digital Experience in PCB Designs 2019
Creating Digital Experience in PCB Designs 2019
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
 
Totem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal DesignsTotem Technologies for Analog, Memory, Mixed-Signal Designs
Totem Technologies for Analog, Memory, Mixed-Signal Designs
 
JD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdfJD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdf
 
MICHAEL ALLEN
MICHAEL ALLENMICHAEL ALLEN
MICHAEL ALLEN
 
Ramesh resume
Ramesh resumeRamesh resume
Ramesh resume
 
Edwin Vinoth_Resume
Edwin Vinoth_ResumeEdwin Vinoth_Resume
Edwin Vinoth_Resume
 
Dhamu
DhamuDhamu
Dhamu
 
Segmented Sigma Delta DAC using Coarse and Fine Architecture
Segmented Sigma Delta DAC using Coarse and Fine ArchitectureSegmented Sigma Delta DAC using Coarse and Fine Architecture
Segmented Sigma Delta DAC using Coarse and Fine Architecture
 
Hard IP Core design | Convolution Encoder
Hard IP Core design | Convolution EncoderHard IP Core design | Convolution Encoder
Hard IP Core design | Convolution Encoder
 

Recently uploaded

WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brandgvaughan
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenHervé Boutemy
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Mark Simos
 
SAP Build Work Zone - Overview L2-L3.pptx
SAP Build Work Zone - Overview L2-L3.pptxSAP Build Work Zone - Overview L2-L3.pptx
SAP Build Work Zone - Overview L2-L3.pptxNavinnSomaal
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...Fwdays
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsSergiu Bodiu
 
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DayH2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DaySri Ambati
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyAlfredo García Lavilla
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebUiPathCommunity
 
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfGen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfAddepto
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.Curtis Poe
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteDianaGray10
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!Commit University
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsPixlogix Infotech
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupFlorian Wilhelm
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):comworks
 
Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Enterprise Knowledge
 

Recently uploaded (20)

WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brand
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
 
SAP Build Work Zone - Overview L2-L3.pptx
SAP Build Work Zone - Overview L2-L3.pptxSAP Build Work Zone - Overview L2-L3.pptx
SAP Build Work Zone - Overview L2-L3.pptx
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
 
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DayH2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easy
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
 
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfGen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdf
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!
 
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptxE-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and Cons
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project Setup
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
 
Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024
 

Design & simulation capability

  • 1. SYNERGIE CAD Confidential Page 1 Design Engineering, Layout & Simulation Date: 29/02/12
  • 2. Design Engineering Overview • PCB Design is an important part of the project as it is the link between the electronic and physical parts. • This puts the PCB designer in a position where they are having to find the best solution which meets all the requirements of the Test Platform, Test Engineers, Manufacturers and Assemblers. • With increasing complexity in the projects comes a greater chance of conflict between these requirements. • Our understanding of the complete PCB design process and PCB ELECTRONIC MECHANICAL manufacturing process will help TESTER SPECIFICATION SCHEMATIC / NETLIST TESTER SPECIFICATION SOCKET DATA SHEET eliminate any possible conflicts, PINOUT BoM HANDLER SPECIFICATION reducing design time and maximising CONSTRAINTS the manufacturability and ruggedness of the PCB. • Our experience of RF, High Speed Digital and Analog design supported by Simulation enable us to deliver the MANUFACTURE ASSEMBLY GERBER BoM SYNERGIE CAD required electrical performance of the DRILL FILES ASSEMBLY DRAWING PLACMENT FILE Confidential PCB. Page 2
  • 3. Design Engineering Schematic Capture and Layout Experience • Combined our design engineers have a broad background and experience in RF Microwave, Electronics, Chemistry, Mechanical engineering and PCB Layout. • As a brief summary of our design experience includes: – uBGA, RF, High Speed Digital, Analog, Mixed Signal designs. – Complex board builds, blind, buried, micro vias, multiple laminations and combined materials. – Impedance controlled: Differential, Single ended, Stripline and Surface Microstrip, Embedded Microstrip,. – Mechanical: Sockets, Shielding, Systems, Custom Stiffeners, Cables. SYNERGIE CAD Confidential Page 3
  • 4. Examples - Design Engineering - Test Interface Boards Design, Manufacture, Assembly and Test Only a very small SYNERGIE CAD Confidential sample of boards Page 4 Designed and Manufactured.
  • 5. Design Engineering Simulation Overview - Tool Set • ANSYS HFSS software is the industry-standard simulation tool for 3-D full-wave electromagnetic field simulation and is essential for the design of high-frequency and high-speed component design. – Provides accuracy to design OF high-speed components, test sockets, PCB interconnects, high-frequency components and RF/microwave components. – Evaluate signal quality, including transmission path losses, reflection loss due to impedance mismatches, parasitic coupling and radiation. – Visualize 3-D electromagnetic fields. • ANSYS SIWave to analyse complete designs (includes multiple, arbitrarily shaped power/ground layers, vias, signal traces and circuit elements). – Perform complete signal-integrity and power-integrity analysis from DC to beyond 10 GHz. • Extract matrix parameters (S,Y, Z parameters), of signal nets and power distribution networks directly from EDA layout databases*. • Aids in the identification of signal-integrity and power-integrity problems and are critical to first-pass system success. SYNERGIE CAD Confidential Page 5 * ODB++ is used as a common transfer method. It must be verified if the ODB++ file created by a particular package is compatible.
  • 6. Simulation EDA Data Import • ODB++ data files from EDA from the Layout tool directly imported. – Ability to provide simulation as a separate service. • Measurement ports are place at the required points on the layout • Extract matrix parameters (S,Y, Z parameters) for analysis. • Cut-out sections to perform 3D Full-wave simulation of High-frequency sections and RF/microwave. SYNERGIE CAD Confidential Page 6 Verigy 93K 9.5”, Vertical Probe Card, 32 Layer
  • 7. Simulation - Signal Integrity Matrix Data (S,Y,Z, Parameters) Analysis Transmission and Return Loss Signal Isolation SYNERGIE CAD RF, Inductance and RF, Impedance, VSWR, Matching Confidential Page 7 Capacitance Measurements
  • 8. Simulation - Signal Integrity TDR Analysis Open circuit seen: ~7ns / 2 (return time of signal path) = ~3ns Disturbance from Components SYNERGIE CAD Confidential Page 8 Tester pogo, t = 0ns
  • 9. Simulation - Signal Integrity Matrix Data Exported for use with Circuit Simulators • Terminal data exported • Port[1] = N1_1022 • Port[2] = P1_1022 • Port[3] = N2_1022 Example, Net 1021 • Port[4] = N1_1025 • Port[5] = N2_1025 Port[6] = N1_1021 Port[7] = N2_1021 • Port[6] = N1_1021 • Port[7] = N2_1021 • Port[8] = N1_1024 • Port[9] = N2_1024 S7,6 • Port[10] = P2_1022 S6,6 S7,7 • Port[11] = P1_1025 Net: n1021 Net: p1021 • Port[12] = P2_1025 S13,13 S14,14 • Port[13] = P1_1021 • Port[14] = P2_1021 S14,13 • Port[15] = P1_1024 • Port[16] = P2_1024 Port[13] = P1_1021 Port[14] = P2_1021 SYNERGIE CAD Touchstone S-Parameter data files Confidential Page 9
  • 10. Example Simulation - Signal Integrity Optimised 50 ohm Via, Transmission and Reflection Loss SYNERGIE CAD Confidential Page 10
  • 11. Example Simulation - Signal Integrity Optimised Tapered RF Transformation Optimised RF tapered transmission line impedance transformation, wideband, up to 30GHz. SYNERGIE CAD Confidential Page 11
  • 12. Simulation - Power Integrity Basic Requirement: Target Impedance I DPS V Z DUT • The Impedance looking in the DPS from the device should be kept low over a broad frequency range. • The Desired Frequency Range and Impedance Value is referred to as the Target Impedance. SYNERGIE CAD Confidential Page 12
  • 13. Simulation - Power Integrity Component Effectiveness on Target Impedance • Optimisation of the placement of components, minimise resonances. • Optimisation of capacitor type for the required performance over the desired frequency range. • Optimisation of the layout to improve performance. SYNERGIE CAD 1KHz 1MHz 100MHz GHz Confidential Page 13 Bulk Ceramic Planes Capacitors Capacitors
  • 14. Example Simulation - Power Integrity Matrix Data (S,Y,Z, Parameters) Analysis Impedance of power plane only with no decoupling SYNERGIE CAD Confidential Power impedance with decoupling included Page 14
  • 15. Thank You SYNERGIE CAD Confidential Page 15