SlideShare uma empresa Scribd logo
1 de 17
Baixar para ler offline
Ocean Scripts
Tao-Yi Lee
Advisor: Dr. Yu-Jiu Wang
RFVLSI LAB, NCTU
2014/4/18 Ocean Scripts 1
Ocean Scripts
• OCEAN lets you set up, simulate, and analyze
circuit data. OCEAN is a text-based process that
you can run from a UNIX shell or from the
Command Interpreter Window (CIW).
2014/4/18 Ocean Scripts 2
What can Ocean Scripts do?
• Create scripts that you can run repeatedly to verify
circuit performance
• Run longer analyses such as parametric analyses
and statistical analyses more effectively
• Run long simulations in OCEAN without starting the
Virtuoso® Analog Design Environment graphical
user interface
• Run simulations from a nongraphic, remote terminal
2014/4/18 Ocean Scripts 3
Using OCEAN from a UNIX Shell
• Interactive
• Non Interactive
Unix $ ocean
ocean>
Unix $ ocean -nograph <
oceanScript.ocn > oceanScript.log
2014/4/18 Ocean Scripts 4
Scaling Factors
Character Name Multiplier Examples
Y Yotta 1024 10Y [ 10e+25 ]
Z Zetta 1021 10Z [ 10e+22 ]
E Exa 1018 10E [ 10e+19 ]
P Peta 1015 10P [ 10e+16 ]
T Tera 1012 10T [ 1.0e13 ]
G Giga 109 10G [ 10,000,000,000 ]
M Mega 106 10M [ 10,000,000 ]
2014/4/18 Ocean Scripts 5
Scaling Factors
Character Name Multiplier Examples
K Kilo 103 10K [ 10,000 ]
% percent 10-2 5% [ 0.05 ]
m milli 10-3 5m [ 5.0e-3 ]
u micro 10-6 1.2u [ 1.2e-6 ]
n nano 10-9 1.2n [ 1.2e-9 ]
p pico 10-12 1.2p [ 1.2e-12 ]
f femto 10-15 1.2f [ 1.2e-15 ]
a atto 10-18 1.2a [ 1.2e-18 ]
z zepto 10-21 1.2z [ 1.2e-21 ]
y yocto 10-24 1.2y [ 1.2e-24 ]
2014/4/18 Ocean Scripts 6
Comments
• SKILL permits two different styles of comments
– Block oriented: comments are delimited by /* and */
– Line-oriented where the semicolon (;) indicates that the rest
of the input line is a comment.
/* This is a block of (C style) comments
comment line 2
comment line 3 etc.
*/
x = 1 ; comment following a statement
; comment line 1
; comment line 2 and so forth
2014/4/18 Ocean Scripts 7
Arrays
• You must explicitly create arrays before using them so
the necessary storage can be allocated
• Arrays are not typed. Elements can be different types.
• Arrays are one dimensional
declare( week[7] ) ;=> array[7]:9780700
week ;=> array[7]:9780700
type( week ) ;=> array
days = ’(monday tuesday Wednesday)
for(day 0 length(week)-1
week[day] = nth(day days)
)
2014/4/18 Ocean Scripts 8
Simulation Commands: resultsDir()
• resultsDir( t_dirName ) => undefined/nil
• Specifies the directory where the PSF files (results)
are stored. If you do not specify a directory with this
command, the PSF files are placed in ../psf to the
netlist directory.
2014/4/18 Ocean Scripts 9
Simulation Commands: simulator()
• simulator( s_simulator ) => s_simulator/nil
• Starts an OCEAN session and sets the simulator
name for that session. The previous session (if any)
is closed and all session information is cleared.
• Possible values:
– Spectre
– spectreVerilog
– aps
– ultrasim
2014/4/18 Ocean Scripts 10
Simulation Commands: design()
• design( t_cktFile | t_lib t_cell t_view [t_mode]) =>
t_cktFile/nil | (t_lib t_cell t_view)/nil
• Specifies the name of the design to be simulated.
For the lib, cell, view version of the design
command, you can specify the mode (r, w or a,
representing read, write or append) in which the
design should be opened
• Example:
– design("mylib" "ampTest" "schematic" “r")
2014/4/18 Ocean Scripts 11
Simulation Commands: createNetlist()
• createNetlist( [?recreateAll b_recreateAll] [?display
b_display] ) => t_filename/nil
• Creates the simulator input file.
• If the design is specified as lib/cell/view, this
command netlists the design, if required, and
creates the simulator input file.
• If the design is specified as netlist file, that netlist is
included in the simulator input file.
2014/4/18 Ocean Scripts 12
Simulation Commands: modelFile()
• modelFile( [g_modelFile1 [g_modelFile2 …]] ) =>
l_modelFile
• Example:
– modelFile( '("/home/PDKs/OA65_LIB/tsmcN65/../models
/spectre/crn65gplus_2d5_lk_v1d0.scs" "tt_bip"))
2014/4/18 Ocean Scripts 13
Simulation Commands: analysis()
• analysis( s_analysisType [?analysisOption1
g_analysisOptionValue1]… [?analysisOptionN
g_analysisOptionValueN]) => undefined/nil
2014/4/18 Ocean Scripts 14
Example: DC and TRAN simulations
simulator( 'aps )
design( "N65_TY" "tb_TX" "config" "r")
createNetlist( ?recreateAll t ?display t)
createFinalNetlist()
resultsDir("/home/michael/OA65/tb_TX_ocn")
modelFile(
'("/<path_to_model>/tsmcN65/../models/spectre/crn65gplus.scs" "tt")
'("/<path_to_model>/tsmcN65/../models/spectre/crn65gplus.scs" "tt_dio")
...
...
)
analysis('dc ?saveOppoint t )
analysis('tran ?stop "50n" ?step 0.016n ?errpreset "moderate" )
store('tran "./tranStoreFile" )
2014/4/18 Ocean Scripts 15
Example: PSS and Load-Pull simulations
2014/4/18 Ocean Scripts 16
References
• Cadence, “OCEAN Reference”, Product Version
6.1.4, March 2010
2014/4/18 Ocean Scripts 17

Mais conteúdo relacionado

Mais procurados

Verilog Lecture4 2014
Verilog Lecture4 2014Verilog Lecture4 2014
Verilog Lecture4 2014Béo Tú
 
Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...Raj Mitra
 
System verilog assertions
System verilog assertionsSystem verilog assertions
System verilog assertionsHARINATH REDDY
 
Design of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEDesign of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEnandivashishth
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical designI World Tech
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehtaUsha Mehta
 
Dft (design for testability)
Dft (design for testability)Dft (design for testability)
Dft (design for testability)shaik sharief
 
Verilog presentation final
Verilog presentation finalVerilog presentation final
Verilog presentation finalAnkur Gupta
 
Verification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathVerification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathRamdas Mozhikunnath
 
Designing memory and array structures.pptx
Designing memory and array structures.pptxDesigning memory and array structures.pptx
Designing memory and array structures.pptxyogeshwaran k
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlockseInfochips (An Arrow Company)
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technologyMantra VLSI
 
Generiic RF passive device modeling
Generiic RF passive device modelingGeneriic RF passive device modeling
Generiic RF passive device modelingMichael Lee
 
Vlsi design main ppt 1
Vlsi design main ppt 1Vlsi design main ppt 1
Vlsi design main ppt 1Semi Design
 
Agilent ADS 模擬手冊 [實習2] 放大器設計
Agilent ADS 模擬手冊 [實習2]  放大器設計Agilent ADS 模擬手冊 [實習2]  放大器設計
Agilent ADS 模擬手冊 [實習2] 放大器設計Simen Li
 

Mais procurados (20)

Crosstalk.pdf
Crosstalk.pdfCrosstalk.pdf
Crosstalk.pdf
 
dual-port RAM (DPRAM)
dual-port RAM (DPRAM)dual-port RAM (DPRAM)
dual-port RAM (DPRAM)
 
Verilog Lecture4 2014
Verilog Lecture4 2014Verilog Lecture4 2014
Verilog Lecture4 2014
 
Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...Mixed Signal Verification of a Voltage Regulator using a State Space approach...
Mixed Signal Verification of a Voltage Regulator using a State Space approach...
 
System verilog assertions
System verilog assertionsSystem verilog assertions
System verilog assertions
 
Design of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCEDesign of CMOS operational Amplifiers using CADENCE
Design of CMOS operational Amplifiers using CADENCE
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical design
 
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
 
Dft (design for testability)
Dft (design for testability)Dft (design for testability)
Dft (design for testability)
 
Verilog presentation final
Verilog presentation finalVerilog presentation final
Verilog presentation final
 
Verification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career PathVerification Engineer - Opportunities and Career Path
Verification Engineer - Opportunities and Career Path
 
Channel routing
Channel routingChannel routing
Channel routing
 
Designing memory and array structures.pptx
Designing memory and array structures.pptxDesigning memory and array structures.pptx
Designing memory and array structures.pptx
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
 
Flip Chip technology
Flip Chip technologyFlip Chip technology
Flip Chip technology
 
Generiic RF passive device modeling
Generiic RF passive device modelingGeneriic RF passive device modeling
Generiic RF passive device modeling
 
Vlsi design main ppt 1
Vlsi design main ppt 1Vlsi design main ppt 1
Vlsi design main ppt 1
 
Static_Time_Analysis.pptx
Static_Time_Analysis.pptxStatic_Time_Analysis.pptx
Static_Time_Analysis.pptx
 
Agilent ADS 模擬手冊 [實習2] 放大器設計
Agilent ADS 模擬手冊 [實習2]  放大器設計Agilent ADS 模擬手冊 [實習2]  放大器設計
Agilent ADS 模擬手冊 [實習2] 放大器設計
 

Destaque

Cadence P-cell tutorial
Cadence P-cell tutorial Cadence P-cell tutorial
Cadence P-cell tutorial Michael Lee
 
NCTu DIC 2012 term report
NCTu DIC 2012 term reportNCTu DIC 2012 term report
NCTu DIC 2012 term reportMichael Lee
 
Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...
Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...
Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...Michael Lee
 
Skill translator usage guide
Skill translator usage guideSkill translator usage guide
Skill translator usage guideMichael Lee
 
Allegro PCB教學
Allegro PCB教學Allegro PCB教學
Allegro PCB教學Michael Lee
 
OrCAD / Allegro PCB Editor Design Guide
OrCAD / Allegro PCB Editor Design GuideOrCAD / Allegro PCB Editor Design Guide
OrCAD / Allegro PCB Editor Design GuideOle Ejlersen
 

Destaque (8)

Cadence P-cell tutorial
Cadence P-cell tutorial Cadence P-cell tutorial
Cadence P-cell tutorial
 
NCTu DIC 2012 term report
NCTu DIC 2012 term reportNCTu DIC 2012 term report
NCTu DIC 2012 term report
 
Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...
Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...
Setup of EDA tools and workstation environment variables in NCTU 307 Lab. wor...
 
Skill translator usage guide
Skill translator usage guideSkill translator usage guide
Skill translator usage guide
 
3cmoscours
3cmoscours3cmoscours
3cmoscours
 
Allegro PCB教學
Allegro PCB教學Allegro PCB教學
Allegro PCB教學
 
OrCAD / Allegro PCB Editor Design Guide
OrCAD / Allegro PCB Editor Design GuideOrCAD / Allegro PCB Editor Design Guide
OrCAD / Allegro PCB Editor Design Guide
 
Formation cadence
Formation cadenceFormation cadence
Formation cadence
 

Semelhante a Writing Cadence Ocean scripts

#PDR15 - waf, wscript and Your Pebble App
#PDR15 - waf, wscript and Your Pebble App#PDR15 - waf, wscript and Your Pebble App
#PDR15 - waf, wscript and Your Pebble AppPebble Technology
 
RHCSA EX200 - Summary
RHCSA EX200 - SummaryRHCSA EX200 - Summary
RHCSA EX200 - SummaryNugroho Gito
 
Road to sbt 1.0: Paved with server (2015 Amsterdam)
Road to sbt 1.0: Paved with server (2015 Amsterdam)Road to sbt 1.0: Paved with server (2015 Amsterdam)
Road to sbt 1.0: Paved with server (2015 Amsterdam)Eugene Yokota
 
Web Template Mechanisms in SOC Verification - DVCon.pdf
Web Template Mechanisms in SOC Verification - DVCon.pdfWeb Template Mechanisms in SOC Verification - DVCon.pdf
Web Template Mechanisms in SOC Verification - DVCon.pdfSamHoney6
 
Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)
Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)
Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)Chu-Siang Lai
 
Road to sbt 1.0 paved with server
Road to sbt 1.0   paved with serverRoad to sbt 1.0   paved with server
Road to sbt 1.0 paved with serverEugene Yokota
 
2013 april gruff webinar san diego copy
2013 april  gruff webinar   san diego copy2013 april  gruff webinar   san diego copy
2013 april gruff webinar san diego copySemantic Web San Diego
 
2013 april gruff webinar san diego copy
2013 april  gruff webinar   san diego copy2013 april  gruff webinar   san diego copy
2013 april gruff webinar san diego copyBarbaraStarr2009
 
2013 april gruff webinar san diego copy
2013 april  gruff webinar   san diego copy2013 april  gruff webinar   san diego copy
2013 april gruff webinar san diego copyBarbaraStarr2009
 
VTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERS
VTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERSVTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERS
VTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERSvtunotesbysree
 
What’s new in .NET
What’s new in .NETWhat’s new in .NET
What’s new in .NETDoommaker
 
stackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick Three
stackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick Threestackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick Three
stackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick ThreeNETWAYS
 
Distributed tracing in OpenStack
Distributed tracing in OpenStackDistributed tracing in OpenStack
Distributed tracing in OpenStackIlya Shakhat
 
How to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveHow to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveAmiq Consulting
 
MattsonTutorialSC14.pptx
MattsonTutorialSC14.pptxMattsonTutorialSC14.pptx
MattsonTutorialSC14.pptxgopikahari7
 
Kolla talk at OpenStack Summit 2017 in Sydney
Kolla talk at OpenStack Summit 2017 in SydneyKolla talk at OpenStack Summit 2017 in Sydney
Kolla talk at OpenStack Summit 2017 in SydneyVikram G Hosakote
 
Fortran & Link with Library & Brief Explanation of MKL BLAS
Fortran & Link with Library & Brief Explanation of MKL BLASFortran & Link with Library & Brief Explanation of MKL BLAS
Fortran & Link with Library & Brief Explanation of MKL BLASJongsu "Liam" Kim
 
sigrok: Adventures in Integrating a Power-Measurement Device
sigrok: Adventures in Integrating a Power-Measurement Devicesigrok: Adventures in Integrating a Power-Measurement Device
sigrok: Adventures in Integrating a Power-Measurement DeviceBayLibre
 

Semelhante a Writing Cadence Ocean scripts (20)

#PDR15 - waf, wscript and Your Pebble App
#PDR15 - waf, wscript and Your Pebble App#PDR15 - waf, wscript and Your Pebble App
#PDR15 - waf, wscript and Your Pebble App
 
RHCSA EX200 - Summary
RHCSA EX200 - SummaryRHCSA EX200 - Summary
RHCSA EX200 - Summary
 
Return of c++
Return of c++Return of c++
Return of c++
 
Road to sbt 1.0: Paved with server (2015 Amsterdam)
Road to sbt 1.0: Paved with server (2015 Amsterdam)Road to sbt 1.0: Paved with server (2015 Amsterdam)
Road to sbt 1.0: Paved with server (2015 Amsterdam)
 
Web Template Mechanisms in SOC Verification - DVCon.pdf
Web Template Mechanisms in SOC Verification - DVCon.pdfWeb Template Mechanisms in SOC Verification - DVCon.pdf
Web Template Mechanisms in SOC Verification - DVCon.pdf
 
Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)
Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)
Continuous Delivery Workshop with Ansible x GitLab CI (2nd+)
 
Road to sbt 1.0 paved with server
Road to sbt 1.0   paved with serverRoad to sbt 1.0   paved with server
Road to sbt 1.0 paved with server
 
2013 april gruff webinar san diego copy
2013 april  gruff webinar   san diego copy2013 april  gruff webinar   san diego copy
2013 april gruff webinar san diego copy
 
2013 april gruff webinar san diego copy
2013 april  gruff webinar   san diego copy2013 april  gruff webinar   san diego copy
2013 april gruff webinar san diego copy
 
2013 april gruff webinar san diego copy
2013 april  gruff webinar   san diego copy2013 april  gruff webinar   san diego copy
2013 april gruff webinar san diego copy
 
VTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERS
VTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERSVTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERS
VTU 5TH SEM CSE OPERATING SYSTEMS SOLVED PAPERS
 
What’s new in .NET
What’s new in .NETWhat’s new in .NET
What’s new in .NET
 
stackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick Three
stackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick Threestackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick Three
stackconf 2022: Cluster Management: Heterogeneous, Lightweight, Safe. Pick Three
 
Distributed tracing in OpenStack
Distributed tracing in OpenStackDistributed tracing in OpenStack
Distributed tracing in OpenStack
 
How to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveHow to Connect SystemVerilog with Octave
How to Connect SystemVerilog with Octave
 
MattsonTutorialSC14.pptx
MattsonTutorialSC14.pptxMattsonTutorialSC14.pptx
MattsonTutorialSC14.pptx
 
Kolla talk at OpenStack Summit 2017 in Sydney
Kolla talk at OpenStack Summit 2017 in SydneyKolla talk at OpenStack Summit 2017 in Sydney
Kolla talk at OpenStack Summit 2017 in Sydney
 
Fortran & Link with Library & Brief Explanation of MKL BLAS
Fortran & Link with Library & Brief Explanation of MKL BLASFortran & Link with Library & Brief Explanation of MKL BLAS
Fortran & Link with Library & Brief Explanation of MKL BLAS
 
OpenStack with OpenDaylight
OpenStack with OpenDaylightOpenStack with OpenDaylight
OpenStack with OpenDaylight
 
sigrok: Adventures in Integrating a Power-Measurement Device
sigrok: Adventures in Integrating a Power-Measurement Devicesigrok: Adventures in Integrating a Power-Measurement Device
sigrok: Adventures in Integrating a Power-Measurement Device
 

Último

System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxsiddharthjain2303
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfRajuKanojiya4
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsSachinPawar510423
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptMadan Karki
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptNarmatha D
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the weldingMuhammadUzairLiaqat
 
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...Amil Baba Dawood bangali
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdfCaalaaAbdulkerim
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm Systemirfanmechengr
 

Último (20)

System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptx
 
National Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdfNational Level Hackathon Participation Certificate.pdf
National Level Hackathon Participation Certificate.pdf
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documents
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.ppt
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.ppt
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the welding
 
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
NO1 Certified Black Magic Specialist Expert Amil baba in Uae Dubai Abu Dhabi ...
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdf
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm System
 

Writing Cadence Ocean scripts

  • 1. Ocean Scripts Tao-Yi Lee Advisor: Dr. Yu-Jiu Wang RFVLSI LAB, NCTU 2014/4/18 Ocean Scripts 1
  • 2. Ocean Scripts • OCEAN lets you set up, simulate, and analyze circuit data. OCEAN is a text-based process that you can run from a UNIX shell or from the Command Interpreter Window (CIW). 2014/4/18 Ocean Scripts 2
  • 3. What can Ocean Scripts do? • Create scripts that you can run repeatedly to verify circuit performance • Run longer analyses such as parametric analyses and statistical analyses more effectively • Run long simulations in OCEAN without starting the Virtuoso® Analog Design Environment graphical user interface • Run simulations from a nongraphic, remote terminal 2014/4/18 Ocean Scripts 3
  • 4. Using OCEAN from a UNIX Shell • Interactive • Non Interactive Unix $ ocean ocean> Unix $ ocean -nograph < oceanScript.ocn > oceanScript.log 2014/4/18 Ocean Scripts 4
  • 5. Scaling Factors Character Name Multiplier Examples Y Yotta 1024 10Y [ 10e+25 ] Z Zetta 1021 10Z [ 10e+22 ] E Exa 1018 10E [ 10e+19 ] P Peta 1015 10P [ 10e+16 ] T Tera 1012 10T [ 1.0e13 ] G Giga 109 10G [ 10,000,000,000 ] M Mega 106 10M [ 10,000,000 ] 2014/4/18 Ocean Scripts 5
  • 6. Scaling Factors Character Name Multiplier Examples K Kilo 103 10K [ 10,000 ] % percent 10-2 5% [ 0.05 ] m milli 10-3 5m [ 5.0e-3 ] u micro 10-6 1.2u [ 1.2e-6 ] n nano 10-9 1.2n [ 1.2e-9 ] p pico 10-12 1.2p [ 1.2e-12 ] f femto 10-15 1.2f [ 1.2e-15 ] a atto 10-18 1.2a [ 1.2e-18 ] z zepto 10-21 1.2z [ 1.2e-21 ] y yocto 10-24 1.2y [ 1.2e-24 ] 2014/4/18 Ocean Scripts 6
  • 7. Comments • SKILL permits two different styles of comments – Block oriented: comments are delimited by /* and */ – Line-oriented where the semicolon (;) indicates that the rest of the input line is a comment. /* This is a block of (C style) comments comment line 2 comment line 3 etc. */ x = 1 ; comment following a statement ; comment line 1 ; comment line 2 and so forth 2014/4/18 Ocean Scripts 7
  • 8. Arrays • You must explicitly create arrays before using them so the necessary storage can be allocated • Arrays are not typed. Elements can be different types. • Arrays are one dimensional declare( week[7] ) ;=> array[7]:9780700 week ;=> array[7]:9780700 type( week ) ;=> array days = ’(monday tuesday Wednesday) for(day 0 length(week)-1 week[day] = nth(day days) ) 2014/4/18 Ocean Scripts 8
  • 9. Simulation Commands: resultsDir() • resultsDir( t_dirName ) => undefined/nil • Specifies the directory where the PSF files (results) are stored. If you do not specify a directory with this command, the PSF files are placed in ../psf to the netlist directory. 2014/4/18 Ocean Scripts 9
  • 10. Simulation Commands: simulator() • simulator( s_simulator ) => s_simulator/nil • Starts an OCEAN session and sets the simulator name for that session. The previous session (if any) is closed and all session information is cleared. • Possible values: – Spectre – spectreVerilog – aps – ultrasim 2014/4/18 Ocean Scripts 10
  • 11. Simulation Commands: design() • design( t_cktFile | t_lib t_cell t_view [t_mode]) => t_cktFile/nil | (t_lib t_cell t_view)/nil • Specifies the name of the design to be simulated. For the lib, cell, view version of the design command, you can specify the mode (r, w or a, representing read, write or append) in which the design should be opened • Example: – design("mylib" "ampTest" "schematic" “r") 2014/4/18 Ocean Scripts 11
  • 12. Simulation Commands: createNetlist() • createNetlist( [?recreateAll b_recreateAll] [?display b_display] ) => t_filename/nil • Creates the simulator input file. • If the design is specified as lib/cell/view, this command netlists the design, if required, and creates the simulator input file. • If the design is specified as netlist file, that netlist is included in the simulator input file. 2014/4/18 Ocean Scripts 12
  • 13. Simulation Commands: modelFile() • modelFile( [g_modelFile1 [g_modelFile2 …]] ) => l_modelFile • Example: – modelFile( '("/home/PDKs/OA65_LIB/tsmcN65/../models /spectre/crn65gplus_2d5_lk_v1d0.scs" "tt_bip")) 2014/4/18 Ocean Scripts 13
  • 14. Simulation Commands: analysis() • analysis( s_analysisType [?analysisOption1 g_analysisOptionValue1]… [?analysisOptionN g_analysisOptionValueN]) => undefined/nil 2014/4/18 Ocean Scripts 14
  • 15. Example: DC and TRAN simulations simulator( 'aps ) design( "N65_TY" "tb_TX" "config" "r") createNetlist( ?recreateAll t ?display t) createFinalNetlist() resultsDir("/home/michael/OA65/tb_TX_ocn") modelFile( '("/<path_to_model>/tsmcN65/../models/spectre/crn65gplus.scs" "tt") '("/<path_to_model>/tsmcN65/../models/spectre/crn65gplus.scs" "tt_dio") ... ... ) analysis('dc ?saveOppoint t ) analysis('tran ?stop "50n" ?step 0.016n ?errpreset "moderate" ) store('tran "./tranStoreFile" ) 2014/4/18 Ocean Scripts 15
  • 16. Example: PSS and Load-Pull simulations 2014/4/18 Ocean Scripts 16
  • 17. References • Cadence, “OCEAN Reference”, Product Version 6.1.4, March 2010 2014/4/18 Ocean Scripts 17