SlideShare uma empresa Scribd logo
1 de 16
Baixar para ler offline
Assignment No.01
Q.1.
i. Function of Queue:
The 8086/8088 instruction queue is a buffer that holds opcode bytes that have been pre-fetched by the
bus interface unit. This speed up operations of the processor by helping to reduce fetches latency, i.e.
to improve the probability that an opcode byte fetched by the processor is already available.
This works best when there is no branching, as a branch would invalidate the queue. Advanced
processors attempt to "predict" the branch, making the probability even better.
ii. Function of Execution unit:
Basically the function of execution unit in 8086 is to perform all arithmetic and logic operations. It tells
the Bus Interface unit(BIU) where to fetch instructions and data from. It has 4 components: Control
circuitry, ALU, Flag registers and general purpose registers.
1.control circuits-it directs all the internal operations.
2.ALU-performs all logic operations.
3.general purpose registers-used to store data during execution.
4.flag registers-it has a 16bit flag register containing 9 flags that are set for certain conditions during
any operation. Ex-carry flag (whenever there is a carry).
It also has a decoder to decode the fetched instructions.
iii. Function of Bus Interference Unit:
The BIU provides various functions, including generation of the memory and I/O addresses for the
transfer of data between outside the CPU, and the EU.
Q.2. Register organization of 8086:
Explanation of General Purpose Register of 8086:
The registers AX, BX, CX, and DX are the general 16-bit registers.
AX Register:
Accumulator register consists of two 8-bit registers AL and AH, which can be combined together and
used as a 16- bit register AX. AL in this case contains the low-order byte of the word, and AH contains
the high-order byte. Accumulator can be used for I/O operations, rotate and string manipulation.
BX Register:
This register is mainly used as a base register. It holds the starting base location of a memory region
within a data segment. It is used as offset storage for forming physical address in case of certain
addressing mode.
CX Register:
It is used as default counter or count register in case of string and loop instructions.
DX Register:
Data register can be used as a port number in I/O operations and implicit operand or destination in
case of few instructions. In integer 32-bit multiply and divide instruction the DX register contains high-
order word of the initial or resulting number.
Q.3. Flag Register:
(i) Carry Flag (CF): Carry flag is set if there was a carry from or borrow to the most
significant bit during last result calculation.
(ii) Auxiliary Flag (AF): Auxiliary flag (AF) is set if there was a carry from or borrow to
bits.
(iii) Zero flag (ZF): ZF is set if the result is zero.
(iv)
Q.4. Functions of the given pins:
( 𝑖) 𝑅𝐷̅̅̅̅ (ii) CLK (iii) M/𝐼𝑂̅̅̅
( 𝒊) 𝑹𝑫̅̅̅̅̅ : Whenever the read signal is at logic 0. The data bus receives the data from the memory.
(ii) CLK: Clock is input, the clock input signal provides the basic timing input signal for processor and
bus control operation. It is asymmetric square wave with 33% duty cycle.
(iii) M/𝑰𝑶̅̅̅̅: This signal is issued by the processor to distinguish memory access from I/O access.
When it is high, memory is accessed. When it is low, I/O devices are accessed.
Assignment No.02
Q.1. Architecture Diagram of 8086 Microprocessor:
The internal architecture diagram of 8086 microprocessors is shown in figure given below:
The architecture of 8086 can be divided into two parts
1. Bus Interface Unit (BIU).
2. Execution Unit (EU).
1. Bus interface unit (BIU):
 The BIU fetches instructions, reads and writes data, and computes the 20-bit address.
 BIU handles all the data transfers and addresses on the buses for EU.
 EU executes instructions from the instruction system byte queue.
2. Execution Unit (EU):
 The EU contains Control Circuitry, Instruction Decoder, ALU, Pointer and Index register, Flag
register.
 EU tells the BIU where to fetch instructions and data.
 The EU decodes and executes the instructions using the 16-bit ALU.
 Decoder translates instructions into series of actions which EU carries out.
 ALU can perform arithmetic and Logical operations.
 Control Circuitry directs internal operations.
Q.2. Pin diagram of 8086:
Q.3. Data Transfer, Arithmetic and Logic Instructions of 8086:
1. Data transfer: The data transfer functions are those which transfers the data from one source to any
one destination.
(1). MOV Destination, Source;
• There will be transfer of data from source to destination.
• Source can be register, memory location or immediate data.
• Destination can be register or memory operand.
• Both Source and Destination cannot be memory location or segment registers at the same time.
• E.g.
• (1). MOV CX, 037A H;
• (2). MOV AL, BL;
• (3). MOV BX, [0301 H];
(2). Push Source;
• Source can be register, segment register or memory.
• This instruction pushes the contents of specified source on to the stack.
• In this stack pointer is decremented by 2.
• The higher byte data is pushed first (SP-1).
• Then lower byte data is pushed (SP-2).
• E.g.:
• (1). PUSH AX;
• (2). PUSH DS;
• (3). PUSH [5000H];
(3). POP Destination;
• Destination can be register, segment register or memory.
• This instruction pops (takes) the contents of specified destination.
• In this stack pointer is incremented by 2.
• The lower byte data is popped first (SP+1).
• Then higher byte data is popped (SP+2).
• E.g.
• (1). POP AX;
• (2). POP DS;
• (3). POP [5000H];
(4). XCHG Destination, source;
• This instruction exchanges contents of Source with destination.
• It cannot exchange two memory locations directly.
• The contents of AL are exchanged with BL.
• The contents of AH are exchanged with BH.
• E.g.
(1). XCHG BX, AX;
(2). XCHG [5000H], AX;
(5). XLAT;
• Also known as translate instruction.
• It is used to find out codes in case of code conversion.
• i.e. it translates code of the key pressed to the corresponding 7-segment code.
• After execution this instruction contents of AL register always gets replaced.
E.g. XLAT;
(6). IN AL/AX, 8-bit/16-bit port address
• It reads from the specified port address.
• It copies data to accumulator from a port with 8-bit or 16-bit address.
• DX is the only register is allowed to carry port address.
• E.g.
(1). IN AL, 80H;
(2). IN AX, DX; //DX contains address of 16-bit port.
(7). OUT 8-bit/16-bit port address, AL/AX;
• It writes to the specified port address.
• It copies contents of accumulator to the port with 8-bit or 16-bit address.
• DX is the only register is allowed to carry port address.
• E.g.
(1). OUT 80H, AL;
(2). OUT DX, AX; //DX contains address of 16-bit port.
(2). Arithmetic Instructions
(1). ADD destination, source;
• This instruction adds the contents of source operand with the contents of destination operand.
• The source may be immediate data, memory location or register.
• The destination may be memory location or register.
• The result is stored in destination operand.
• AX is the default destination register.
• E.g. (1). ADD AX,2020H;
• (2). ADD AX, BX;
(2). ADC destination, source
• This instruction adds the contents of source operand with the contents of destination operand
with carry flag bit.
• The source may be immediate data, memory location or register.
• The destination may be memory location or register.
• The result is stored in destination operand.
• AX is the default destination register.
• E.g. (1). ADC AX,2020H;
• (2). ADC AX, BX;
(3). SUB destination, source;
• This instruction subtracts the contents of source operand from contents of destination.
• The source may be immediate data, memory location or register.
• The destination may be memory location or register.
• The result is stored in the destination place.
• E.g. (1). SUB AX,1000H;
• (2). SUB AX, BX;
(4). SBB destination, source;
• Also known as Subtract with Borrow.
• This instruction subtracts the contents of source operand & borrow from contents of destination
operand.
• The source may be immediate data, memory location or register.
• The destination may be memory location or register.
• The result is stored in the destination place.
• E.g. (1). SBB AX,1000H;
• (2). SBB AX, BX;
(5). MUL operand
• Unsigned Multiplication.
• Operand contents are positively signed.
• Operand may be general purpose register or memory location.
• If operand is of 8-bit, then multiply it with contents of AL.
• If operand is of 16-bit, then multiply it with contents of AX.
• Result is stored in accumulator (AX).
• E.g. (1). MUL BH // AX= AL*BH; // (+3) * (+4) = +12.
• (2). MUL CX // AX=AX*CX;
(6). DIV operand
• Unsigned Division.
• Operand may be register or memory.
• Operand contents are positively signed.
• Operand may be general purpose register or memory location.
• AL=AX/Operand (8-bit/16-bit) & AH=Remainder.
• E.g. MOV AX, 0203 // AX=0203
• MOV BL, 04 // BL=04
• IDIV BL // AL=0203/04=50 (i.e. AL=50 & AH=03)
(3). Logical Instructions
(1). AND destination, source
• Destination operand may be register, memory location.
• Source operand may be register, immediate data or memory location.
• Result is stored in destination operand.
• E.g. MOV AX, 3F0FH // AX=3F0FH
• MOV BX, 0008H // BX=0008H
• AND AX, BX // AX=0008H
(2). OR destination, source
• Destination operand may be register, memory location.
• Source operand may be register, immediate data or memory location.
• Result is stored in destination operand.
• E.g. MOV AX, 3F0FH // AX=3F0FH
• MOV BX, 0098H // BX=0098H
• OR AX, BX // AX=3F9FH
(3). NOT operand;
• Operand may be register, memory location.
• This instruction inverts (complements) the contents of given operand.
• Result is stored in Accumulator (AX).
• E.g. MOV AX, 0200FH // AX=200FH
NOT AX // AX=DFF0H
(4). XOR:
Syntax = XOR AL, BL
Q.4. Read and write diagram of 8086 Microprocessor:
Microprocessor
Microprocessor
Microprocessor

Mais conteĂşdo relacionado

Mais procurados

Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1deval patel
 
Instruction set of 8085
Instruction set  of 8085Instruction set  of 8085
Instruction set of 8085shiji v r
 
Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Shubham Singh
 
block diagram of 8086
block diagram of 8086block diagram of 8086
block diagram of 8086asrithak
 
Instruction set-of-8085
Instruction set-of-8085Instruction set-of-8085
Instruction set-of-8085saleForce
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructionshepzijustin
 
Microprocessor 8086 instruction description
Microprocessor 8086 instruction descriptionMicroprocessor 8086 instruction description
Microprocessor 8086 instruction descriptionDheeraj Suri
 
Chapter 7 - Programming Techniques with Additional Instructions
Chapter 7 - Programming Techniques with Additional InstructionsChapter 7 - Programming Techniques with Additional Instructions
Chapter 7 - Programming Techniques with Additional Instructionscmkandemir
 
4. Instruction Set Of MP 8085.pptx
4. Instruction Set Of MP 8085.pptx4. Instruction Set Of MP 8085.pptx
4. Instruction Set Of MP 8085.pptxISMT College
 
Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085Chinmayee samal
 
8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil Kaware8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil KawareProf. Swapnil V. Kaware
 
Instruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil KawareInstruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil KawareProf. Swapnil V. Kaware
 

Mais procurados (20)

8085 micro processor
8085 micro processor8085 micro processor
8085 micro processor
 
Some advanced instructions of the 8085 microprocessors
Some advanced instructions of the 8085 microprocessorsSome advanced instructions of the 8085 microprocessors
Some advanced instructions of the 8085 microprocessors
 
Stacks & subroutines 1
Stacks & subroutines 1Stacks & subroutines 1
Stacks & subroutines 1
 
Instruction set of 8085
Instruction set  of 8085Instruction set  of 8085
Instruction set of 8085
 
Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085Chapter 3 instruction set-of-8085
Chapter 3 instruction set-of-8085
 
MicroProcessors
MicroProcessors MicroProcessors
MicroProcessors
 
Architecture of 8085
Architecture of  8085Architecture of  8085
Architecture of 8085
 
block diagram of 8086
block diagram of 8086block diagram of 8086
block diagram of 8086
 
Instruction set-of-8085
Instruction set-of-8085Instruction set-of-8085
Instruction set-of-8085
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructions
 
8085 instruction set
8085 instruction set8085 instruction set
8085 instruction set
 
Microprocessor 8086 instruction description
Microprocessor 8086 instruction descriptionMicroprocessor 8086 instruction description
Microprocessor 8086 instruction description
 
Chapter 7 - Programming Techniques with Additional Instructions
Chapter 7 - Programming Techniques with Additional InstructionsChapter 7 - Programming Techniques with Additional Instructions
Chapter 7 - Programming Techniques with Additional Instructions
 
4. Instruction Set Of MP 8085.pptx
4. Instruction Set Of MP 8085.pptx4. Instruction Set Of MP 8085.pptx
4. Instruction Set Of MP 8085.pptx
 
Programming with 8085
Programming with 8085Programming with 8085
Programming with 8085
 
Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085Addressing mode & data transfer instruction of 8085
Addressing mode & data transfer instruction of 8085
 
Chapter 8
Chapter 8Chapter 8
Chapter 8
 
8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil Kaware8086 microprocessor instruction set by Er. Swapnil Kaware
8086 microprocessor instruction set by Er. Swapnil Kaware
 
Assembly 8086
Assembly 8086Assembly 8086
Assembly 8086
 
Instruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil KawareInstruction set of 8085 Microprocessor By Er. Swapnil Kaware
Instruction set of 8085 Microprocessor By Er. Swapnil Kaware
 

Semelhante a Microprocessor

8086-microprocessor-architecture.ppt
8086-microprocessor-architecture.ppt8086-microprocessor-architecture.ppt
8086-microprocessor-architecture.pptMadhan7771
 
8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd year8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd yearBharghavteja1
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01destaw belay
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01Siva Raman
 
INTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSORINTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSORSagar Kuntumal
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01jemimajerome
 
The Intel 8086 microprocessor
The Intel 8086 microprocessorThe Intel 8086 microprocessor
The Intel 8086 microprocessorGeorge Thomas
 
8086 architecture By Er. Swapnil Kaware
8086 architecture By Er. Swapnil Kaware8086 architecture By Er. Swapnil Kaware
8086 architecture By Er. Swapnil KawareProf. Swapnil V. Kaware
 
8086 Register organization and Architecture details
8086 Register organization and Architecture details8086 Register organization and Architecture details
8086 Register organization and Architecture detailsMahendraMunirathnam1
 
Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor  Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor Mustapha Fatty
 
Lecture1 The 8085 Microprocessor
Lecture1 The 8085 MicroprocessorLecture1 The 8085 Microprocessor
Lecture1 The 8085 MicroprocessorZeeshan Ahmed
 
UNIT 1.pptx
UNIT 1.pptxUNIT 1.pptx
UNIT 1.pptxBASKARS53
 
VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015
VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015
VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015vtunotesbysree
 
Computer Architecture
Computer ArchitectureComputer Architecture
Computer ArchitectureMohamed Essam
 
computer organization and assembly Regitster.ppt
computer organization and assembly Regitster.pptcomputer organization and assembly Regitster.ppt
computer organization and assembly Regitster.pptssuser7b3003
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086Mahalakshmiv11
 

Semelhante a Microprocessor (20)

8086-microprocessor-architecture.ppt
8086-microprocessor-architecture.ppt8086-microprocessor-architecture.ppt
8086-microprocessor-architecture.ppt
 
8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd year8086 microprocessor pptx JNTUH ece 3rd year
8086 microprocessor pptx JNTUH ece 3rd year
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
 
INTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSORINTEL 8086 MICROPROCESSOR
INTEL 8086 MICROPROCESSOR
 
8086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp018086 microprocessor-architecture-120207111857-phpapp01
8086 microprocessor-architecture-120207111857-phpapp01
 
Microprocessors
MicroprocessorsMicroprocessors
Microprocessors
 
Amp
AmpAmp
Amp
 
The Intel 8086 microprocessor
The Intel 8086 microprocessorThe Intel 8086 microprocessor
The Intel 8086 microprocessor
 
8086
80868086
8086
 
8086 architecture By Er. Swapnil Kaware
8086 architecture By Er. Swapnil Kaware8086 architecture By Er. Swapnil Kaware
8086 architecture By Er. Swapnil Kaware
 
8086 Register organization and Architecture details
8086 Register organization and Architecture details8086 Register organization and Architecture details
8086 Register organization and Architecture details
 
Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor  Architecture of 8086 Microprocessor
Architecture of 8086 Microprocessor
 
UNIT 1.pptx
UNIT 1.pptxUNIT 1.pptx
UNIT 1.pptx
 
Lecture1 The 8085 Microprocessor
Lecture1 The 8085 MicroprocessorLecture1 The 8085 Microprocessor
Lecture1 The 8085 Microprocessor
 
UNIT 1.pptx
UNIT 1.pptxUNIT 1.pptx
UNIT 1.pptx
 
VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015
VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015
VTU 4TH SEM CSE MICROPROCESSORS SOLVED PAPERS OF JUNE-2014 & JUNE-2015
 
Computer Architecture
Computer ArchitectureComputer Architecture
Computer Architecture
 
computer organization and assembly Regitster.ppt
computer organization and assembly Regitster.pptcomputer organization and assembly Regitster.ppt
computer organization and assembly Regitster.ppt
 
Instruction sets of 8086
Instruction sets of 8086Instruction sets of 8086
Instruction sets of 8086
 

Mais de adnanqayum

Occupational health safety and enviroment
Occupational health safety and enviromentOccupational health safety and enviroment
Occupational health safety and enviromentadnanqayum
 
Industrial management
Industrial managementIndustrial management
Industrial managementadnanqayum
 
Transmission Media, Guided and unguided transmission media
Transmission Media, Guided and unguided transmission mediaTransmission Media, Guided and unguided transmission media
Transmission Media, Guided and unguided transmission mediaadnanqayum
 
instruments and measurements
instruments and measurementsinstruments and measurements
instruments and measurementsadnanqayum
 
Total Quality Management (TQM)
Total Quality Management (TQM)Total Quality Management (TQM)
Total Quality Management (TQM)adnanqayum
 
Communication Engineering
Communication EngineeringCommunication Engineering
Communication Engineeringadnanqayum
 
Power generation and utilization
Power generation and utilizationPower generation and utilization
Power generation and utilizationadnanqayum
 
Special purpose diodes
Special purpose diodesSpecial purpose diodes
Special purpose diodesadnanqayum
 

Mais de adnanqayum (8)

Occupational health safety and enviroment
Occupational health safety and enviromentOccupational health safety and enviroment
Occupational health safety and enviroment
 
Industrial management
Industrial managementIndustrial management
Industrial management
 
Transmission Media, Guided and unguided transmission media
Transmission Media, Guided and unguided transmission mediaTransmission Media, Guided and unguided transmission media
Transmission Media, Guided and unguided transmission media
 
instruments and measurements
instruments and measurementsinstruments and measurements
instruments and measurements
 
Total Quality Management (TQM)
Total Quality Management (TQM)Total Quality Management (TQM)
Total Quality Management (TQM)
 
Communication Engineering
Communication EngineeringCommunication Engineering
Communication Engineering
 
Power generation and utilization
Power generation and utilizationPower generation and utilization
Power generation and utilization
 
Special purpose diodes
Special purpose diodesSpecial purpose diodes
Special purpose diodes
 

Último

Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONjhunlian
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleAlluxio, Inc.
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
Industrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESIndustrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESNarmatha D
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsDILIPKUMARMONDAL6
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxsiddharthjain2303
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdfCaalaaAbdulkerim
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptSolving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptJasonTagapanGulla
 

Último (20)

Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
Industrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIESIndustrial Safety Unit-I SAFETY TERMINOLOGIES
Industrial Safety Unit-I SAFETY TERMINOLOGIES
 
The SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teamsThe SRE Report 2024 - Great Findings for the teams
The SRE Report 2024 - Great Findings for the teams
 
Energy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptxEnergy Awareness training ppt for manufacturing process.pptx
Energy Awareness training ppt for manufacturing process.pptx
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
Research Methodology for Engineering pdf
Research Methodology for Engineering pdfResearch Methodology for Engineering pdf
Research Methodology for Engineering pdf
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
Solving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.pptSolving The Right Triangles PowerPoint 2.ppt
Solving The Right Triangles PowerPoint 2.ppt
 

Microprocessor

  • 1.
  • 2. Assignment No.01 Q.1. i. Function of Queue: The 8086/8088 instruction queue is a buffer that holds opcode bytes that have been pre-fetched by the bus interface unit. This speed up operations of the processor by helping to reduce fetches latency, i.e. to improve the probability that an opcode byte fetched by the processor is already available. This works best when there is no branching, as a branch would invalidate the queue. Advanced processors attempt to "predict" the branch, making the probability even better. ii. Function of Execution unit: Basically the function of execution unit in 8086 is to perform all arithmetic and logic operations. It tells the Bus Interface unit(BIU) where to fetch instructions and data from. It has 4 components: Control circuitry, ALU, Flag registers and general purpose registers. 1.control circuits-it directs all the internal operations. 2.ALU-performs all logic operations. 3.general purpose registers-used to store data during execution. 4.flag registers-it has a 16bit flag register containing 9 flags that are set for certain conditions during any operation. Ex-carry flag (whenever there is a carry). It also has a decoder to decode the fetched instructions. iii. Function of Bus Interference Unit: The BIU provides various functions, including generation of the memory and I/O addresses for the transfer of data between outside the CPU, and the EU. Q.2. Register organization of 8086:
  • 3. Explanation of General Purpose Register of 8086: The registers AX, BX, CX, and DX are the general 16-bit registers. AX Register: Accumulator register consists of two 8-bit registers AL and AH, which can be combined together and used as a 16- bit register AX. AL in this case contains the low-order byte of the word, and AH contains the high-order byte. Accumulator can be used for I/O operations, rotate and string manipulation. BX Register: This register is mainly used as a base register. It holds the starting base location of a memory region within a data segment. It is used as offset storage for forming physical address in case of certain addressing mode. CX Register: It is used as default counter or count register in case of string and loop instructions. DX Register: Data register can be used as a port number in I/O operations and implicit operand or destination in case of few instructions. In integer 32-bit multiply and divide instruction the DX register contains high- order word of the initial or resulting number. Q.3. Flag Register:
  • 4. (i) Carry Flag (CF): Carry flag is set if there was a carry from or borrow to the most significant bit during last result calculation. (ii) Auxiliary Flag (AF): Auxiliary flag (AF) is set if there was a carry from or borrow to bits. (iii) Zero flag (ZF): ZF is set if the result is zero. (iv) Q.4. Functions of the given pins: ( 𝑖) 𝑅𝐷̅̅̅̅ (ii) CLK (iii) M/𝐼𝑂̅̅̅ ( 𝒊) 𝑹𝑫̅̅̅̅̅ : Whenever the read signal is at logic 0. The data bus receives the data from the memory. (ii) CLK: Clock is input, the clock input signal provides the basic timing input signal for processor and bus control operation. It is asymmetric square wave with 33% duty cycle. (iii) M/𝑰𝑶̅̅̅̅: This signal is issued by the processor to distinguish memory access from I/O access. When it is high, memory is accessed. When it is low, I/O devices are accessed.
  • 5. Assignment No.02 Q.1. Architecture Diagram of 8086 Microprocessor: The internal architecture diagram of 8086 microprocessors is shown in figure given below: The architecture of 8086 can be divided into two parts 1. Bus Interface Unit (BIU). 2. Execution Unit (EU). 1. Bus interface unit (BIU):  The BIU fetches instructions, reads and writes data, and computes the 20-bit address.  BIU handles all the data transfers and addresses on the buses for EU.  EU executes instructions from the instruction system byte queue.
  • 6. 2. Execution Unit (EU):  The EU contains Control Circuitry, Instruction Decoder, ALU, Pointer and Index register, Flag register.  EU tells the BIU where to fetch instructions and data.  The EU decodes and executes the instructions using the 16-bit ALU.  Decoder translates instructions into series of actions which EU carries out.  ALU can perform arithmetic and Logical operations.  Control Circuitry directs internal operations. Q.2. Pin diagram of 8086:
  • 7.
  • 8. Q.3. Data Transfer, Arithmetic and Logic Instructions of 8086: 1. Data transfer: The data transfer functions are those which transfers the data from one source to any one destination. (1). MOV Destination, Source; • There will be transfer of data from source to destination. • Source can be register, memory location or immediate data. • Destination can be register or memory operand. • Both Source and Destination cannot be memory location or segment registers at the same time. • E.g. • (1). MOV CX, 037A H;
  • 9. • (2). MOV AL, BL; • (3). MOV BX, [0301 H]; (2). Push Source; • Source can be register, segment register or memory. • This instruction pushes the contents of specified source on to the stack. • In this stack pointer is decremented by 2. • The higher byte data is pushed first (SP-1). • Then lower byte data is pushed (SP-2). • E.g.: • (1). PUSH AX; • (2). PUSH DS; • (3). PUSH [5000H]; (3). POP Destination; • Destination can be register, segment register or memory. • This instruction pops (takes) the contents of specified destination. • In this stack pointer is incremented by 2. • The lower byte data is popped first (SP+1). • Then higher byte data is popped (SP+2). • E.g. • (1). POP AX; • (2). POP DS; • (3). POP [5000H]; (4). XCHG Destination, source; • This instruction exchanges contents of Source with destination. • It cannot exchange two memory locations directly. • The contents of AL are exchanged with BL. • The contents of AH are exchanged with BH. • E.g. (1). XCHG BX, AX;
  • 10. (2). XCHG [5000H], AX; (5). XLAT; • Also known as translate instruction. • It is used to find out codes in case of code conversion. • i.e. it translates code of the key pressed to the corresponding 7-segment code. • After execution this instruction contents of AL register always gets replaced. E.g. XLAT; (6). IN AL/AX, 8-bit/16-bit port address • It reads from the specified port address. • It copies data to accumulator from a port with 8-bit or 16-bit address. • DX is the only register is allowed to carry port address. • E.g. (1). IN AL, 80H; (2). IN AX, DX; //DX contains address of 16-bit port. (7). OUT 8-bit/16-bit port address, AL/AX; • It writes to the specified port address. • It copies contents of accumulator to the port with 8-bit or 16-bit address. • DX is the only register is allowed to carry port address. • E.g. (1). OUT 80H, AL; (2). OUT DX, AX; //DX contains address of 16-bit port. (2). Arithmetic Instructions (1). ADD destination, source; • This instruction adds the contents of source operand with the contents of destination operand. • The source may be immediate data, memory location or register. • The destination may be memory location or register. • The result is stored in destination operand.
  • 11. • AX is the default destination register. • E.g. (1). ADD AX,2020H; • (2). ADD AX, BX; (2). ADC destination, source • This instruction adds the contents of source operand with the contents of destination operand with carry flag bit. • The source may be immediate data, memory location or register. • The destination may be memory location or register. • The result is stored in destination operand. • AX is the default destination register. • E.g. (1). ADC AX,2020H; • (2). ADC AX, BX; (3). SUB destination, source; • This instruction subtracts the contents of source operand from contents of destination. • The source may be immediate data, memory location or register. • The destination may be memory location or register. • The result is stored in the destination place. • E.g. (1). SUB AX,1000H; • (2). SUB AX, BX; (4). SBB destination, source; • Also known as Subtract with Borrow. • This instruction subtracts the contents of source operand & borrow from contents of destination operand. • The source may be immediate data, memory location or register. • The destination may be memory location or register. • The result is stored in the destination place. • E.g. (1). SBB AX,1000H; • (2). SBB AX, BX;
  • 12. (5). MUL operand • Unsigned Multiplication. • Operand contents are positively signed. • Operand may be general purpose register or memory location. • If operand is of 8-bit, then multiply it with contents of AL. • If operand is of 16-bit, then multiply it with contents of AX. • Result is stored in accumulator (AX). • E.g. (1). MUL BH // AX= AL*BH; // (+3) * (+4) = +12. • (2). MUL CX // AX=AX*CX; (6). DIV operand • Unsigned Division. • Operand may be register or memory. • Operand contents are positively signed. • Operand may be general purpose register or memory location. • AL=AX/Operand (8-bit/16-bit) & AH=Remainder. • E.g. MOV AX, 0203 // AX=0203 • MOV BL, 04 // BL=04 • IDIV BL // AL=0203/04=50 (i.e. AL=50 & AH=03) (3). Logical Instructions (1). AND destination, source • Destination operand may be register, memory location. • Source operand may be register, immediate data or memory location. • Result is stored in destination operand. • E.g. MOV AX, 3F0FH // AX=3F0FH • MOV BX, 0008H // BX=0008H • AND AX, BX // AX=0008H
  • 13. (2). OR destination, source • Destination operand may be register, memory location. • Source operand may be register, immediate data or memory location. • Result is stored in destination operand. • E.g. MOV AX, 3F0FH // AX=3F0FH • MOV BX, 0098H // BX=0098H • OR AX, BX // AX=3F9FH (3). NOT operand; • Operand may be register, memory location. • This instruction inverts (complements) the contents of given operand. • Result is stored in Accumulator (AX). • E.g. MOV AX, 0200FH // AX=200FH NOT AX // AX=DFF0H (4). XOR: Syntax = XOR AL, BL Q.4. Read and write diagram of 8086 Microprocessor: