SlideShare uma empresa Scribd logo
1 de 25
Basic Computer
Architecture
Yong Heui Cho @ Mokwon University
2
Basic Computer Design
1. History of Computers
2. Introduction to Arduino
3. Basic Computer Architecture
4. Combinational Logic Circuit
3
Computer Components
• Input/output units
• Memory/storage units
• CPU (Central Processing Unit)
4
Motherboard Diagram
• Northbridge
– Connected to CPU in high
speed
• Southbridge
– Connected in low speed
• Bus
– Related to “omnibus”
– Communication system
between components
5
Computer System
6
Connection of Components
Northbridge
South
bridge
7
CPU Architecture
8
von Neumann Architecture
9
Harvard Architecture
10
CPU: 3 Major Components
• ALU (Arithmetic Logic Unit)
– Performs calculations and comparisons (data changed)
• CU (Control Unit): performs fetch/execute cycle
– Functions:
• Moves data to and from CPU registers and other hardware comp
onents (no change in data)
• Accesses program instructions and issues commands to the ALU
– Subparts:
• Memory management unit: supervises fetching instructions and d
ata
• I/O Interface: sometimes combined with memory management u
nit as Bust Interface Unit
• Registers
– Example: Program Counter (PC) or instruction pointer determi
nes next instruction for execution
□ Courtesy to Basic Computer Architecture, slideshare.
11
Machine Cycle
• Fetch-decode-execute-store
12
Concept of Registers
• Small, permanent storage locations withi
n the CPU used for a particular purpose
• Manipulated directly by the CU
• Wired for specific function
• Size in bits or bytes (not MB like memor
y)
• Can hold data, an address or an instructi
on
□ Courtesy to Basic Computer Architecture, slideshare.
13
Register Operations
• Stores values from other locations (regist
ers and memory)
• Addition and subtraction
• Shift or rotate data
• Test contents for conditions such as zero
or positive
□ Courtesy to Basic Computer Architecture, slideshare.
14
Registers in CPU
• Program
Counter (PC)
register
• Instruction
Register (IR)
• Status register:
status, flags
15
Cache Memory
• Cache level
– L1 cache: fastest and smallest
– L2 cache: next fastest and smallest
16
Operation of Memory
• Each memory location has a unique addr
ess
• Address from an instruction is copied to
the MAR (Memory Address Register) whi
ch finds the location in memory
• CPU determines if it is a store or retrieval
• Transfer takes place between the MDR (
Memory Data Register) and memory
• MDR is a two way register
□ Courtesy to Basic Computer Architecture, slideshare.
17
MAR, MDR, Memory
Address Data
□ Courtesy to Basic Computer Architecture, slideshare.
18
MAR-MDR Example
□ Courtesy to Basic Computer Architecture, slideshare.
19
Individual Memory Cell
□ Courtesy to Basic Computer Architecture, slideshare.
20
Memory Capacity
• Determined by two factors
1. Number of bits in the MAR
• 2K where K = width of the register in bits
2. Size of the address portion of the instruction
• 4 bits allows 16 locations
• 8 bits allows 256 locations
• 32 bits allows 4,294,967,296 or 4 GB
• Important for performance
– Insufficient memory can cause a processor to w
ork at 50% below performance
□ Courtesy to Basic Computer Architecture, slideshare.
21
Random Access Memory
• DRAM (Dynamic RAM)
– Most common, cheap
– Volatile: must be refreshed (recharged with pow
er) 1000’s of times each second
• SRAM (Static RAM)
– Faster than DRAM and more expensive than DR
AM
– Volatile
– Frequently small amount used in cache memory
for high-speed access used
□ Courtesy to Basic Computer Architecture, slideshare.
22
Read Only Memory
• Non-volatile memory to hold software th
at is not expected to change over the life
of the system
• Magnetic core memory
• EEPROM
– Electrically Erasable Programmable ROM
– Slower and less flexible than Flash ROM
• Flash ROM
– Faster than disks but more expensive
– Uses
• BIOS: initial boot instructions and diagnostics
• Digital cameras
□ Courtesy to Basic Computer Architecture, slideshare.
23
CMOS Memory
• CMOS (Complimentary Metal Oxide
Semiconductor) TR (Transistor)
– Low power consumption, cheap TR
• BIOS (Basic I/O System) and system
settings that users can change
24
Arduino: 직렬 통신으로 문자 받기
25
Arduino: 기계 엡실론 구하기

Mais conteúdo relacionado

Mais procurados

Computer hardware component. ppt
Computer hardware component. pptComputer hardware component. ppt
Computer hardware component. pptNaveen Sihag
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.CS_GDRCST
 
Basic components of computer system
Basic components  of computer systemBasic components  of computer system
Basic components of computer systemTECHNOHABIT
 
Chapter1 introduction to computer systems
Chapter1 introduction to computer systemsChapter1 introduction to computer systems
Chapter1 introduction to computer systemsMuhammad Waqas
 
Computer Organization and Architecture.pptx
Computer Organization and Architecture.pptxComputer Organization and Architecture.pptx
Computer Organization and Architecture.pptxAshokRachapalli1
 
Introduction to Operating Systems
Introduction to Operating SystemsIntroduction to Operating Systems
Introduction to Operating SystemsMukesh Chinta
 
Functional units of computer
Functional units of computerFunctional units of computer
Functional units of computergaurav jain
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)Sandesh Jonchhe
 
Computer peripheral or Peripheral Devices
Computer peripheral or Peripheral Devices Computer peripheral or Peripheral Devices
Computer peripheral or Peripheral Devices Adarsh Kumar Yadav
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)Zubair Khalid
 
Block diagram of a computer
Block diagram of a computerBlock diagram of a computer
Block diagram of a computerZTE Nepal
 
Primary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their TypesPrimary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their TypesHem Pokhrel
 
RAM(Random Access Memory)
RAM(Random Access Memory)RAM(Random Access Memory)
RAM(Random Access Memory)JaneAlamAdnan
 

Mais procurados (20)

Computer hardware component. ppt
Computer hardware component. pptComputer hardware component. ppt
Computer hardware component. ppt
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Basic components of computer system
Basic components  of computer systemBasic components  of computer system
Basic components of computer system
 
Chapter1 introduction to computer systems
Chapter1 introduction to computer systemsChapter1 introduction to computer systems
Chapter1 introduction to computer systems
 
Computer Organization and Architecture.pptx
Computer Organization and Architecture.pptxComputer Organization and Architecture.pptx
Computer Organization and Architecture.pptx
 
operating system structure
operating system structureoperating system structure
operating system structure
 
Assembly Language
Assembly LanguageAssembly Language
Assembly Language
 
Introduction to Operating Systems
Introduction to Operating SystemsIntroduction to Operating Systems
Introduction to Operating Systems
 
Functional units
Functional unitsFunctional units
Functional units
 
Functional units of computer
Functional units of computerFunctional units of computer
Functional units of computer
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
 
Computer peripheral or Peripheral Devices
Computer peripheral or Peripheral Devices Computer peripheral or Peripheral Devices
Computer peripheral or Peripheral Devices
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
Block diagram of a computer
Block diagram of a computerBlock diagram of a computer
Block diagram of a computer
 
Data Representation
Data RepresentationData Representation
Data Representation
 
Interrupts
InterruptsInterrupts
Interrupts
 
Basic organization of computer
 Basic organization of computer Basic organization of computer
Basic organization of computer
 
Primary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their TypesPrimary Memory: RAM, ROM and their Types
Primary Memory: RAM, ROM and their Types
 
RAM(Random Access Memory)
RAM(Random Access Memory)RAM(Random Access Memory)
RAM(Random Access Memory)
 

Semelhante a Basic Computer Architecture: An Introduction

CISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU ArchitectureCISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU ArchitectureKarthikeyan Dhayalan
 
The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4MKKhaing
 
Chapter1 Computer System Overview Part-1.ppt
Chapter1 Computer System Overview Part-1.pptChapter1 Computer System Overview Part-1.ppt
Chapter1 Computer System Overview Part-1.pptShikhaManrai1
 
Chapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.pptChapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.pptShikhaManrai1
 
Chapter4 Data Processing
Chapter4 Data ProcessingChapter4 Data Processing
Chapter4 Data ProcessingMuhammad Waqas
 
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALA
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALABasics of Computer! BATRA COMPUTER CENTRE IN AMBALA
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALAjatin batra
 

Semelhante a Basic Computer Architecture: An Introduction (20)

Basic computer architecture
Basic computer architectureBasic computer architecture
Basic computer architecture
 
Cs intro-ca
Cs intro-caCs intro-ca
Cs intro-ca
 
Cpu
CpuCpu
Cpu
 
CISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU ArchitectureCISSP - Chapter 3 - CPU Architecture
CISSP - Chapter 3 - CPU Architecture
 
3rd the cpu
3rd the cpu3rd the cpu
3rd the cpu
 
WEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptxWEEK6_COMPUTER_ORGANIZATION.pptx
WEEK6_COMPUTER_ORGANIZATION.pptx
 
Chap 3 CA.pptx
Chap 3 CA.pptxChap 3 CA.pptx
Chap 3 CA.pptx
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
Chap4.ppt
Chap4.pptChap4.ppt
Chap4.ppt
 
The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4The Central Processing Unit(CPU) for Chapter 4
The Central Processing Unit(CPU) for Chapter 4
 
Coa presentation3
Coa presentation3Coa presentation3
Coa presentation3
 
Computer !
Computer !Computer !
Computer !
 
Chapter1 Computer System Overview Part-1.ppt
Chapter1 Computer System Overview Part-1.pptChapter1 Computer System Overview Part-1.ppt
Chapter1 Computer System Overview Part-1.ppt
 
Chapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.pptChapter1 Computer System Overview.ppt
Chapter1 Computer System Overview.ppt
 
Chapter4 Data Processing
Chapter4 Data ProcessingChapter4 Data Processing
Chapter4 Data Processing
 
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALA
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALABasics of Computer! BATRA COMPUTER CENTRE IN AMBALA
Basics of Computer! BATRA COMPUTER CENTRE IN AMBALA
 
12429908.ppt
12429908.ppt12429908.ppt
12429908.ppt
 
CPU Caches
CPU CachesCPU Caches
CPU Caches
 
Chapter01 (1).ppt
Chapter01 (1).pptChapter01 (1).ppt
Chapter01 (1).ppt
 

Mais de Yong Heui Cho

Android - Sensor Manager
Android - Sensor ManagerAndroid - Sensor Manager
Android - Sensor ManagerYong Heui Cho
 
Android - Broadcast Receiver
Android - Broadcast ReceiverAndroid - Broadcast Receiver
Android - Broadcast ReceiverYong Heui Cho
 
TestBCD2018-2(answer)
TestBCD2018-2(answer)TestBCD2018-2(answer)
TestBCD2018-2(answer)Yong Heui Cho
 
TestSDS2018-2(answer)
TestSDS2018-2(answer)TestSDS2018-2(answer)
TestSDS2018-2(answer)Yong Heui Cho
 
TestEC2018-2(answer)
TestEC2018-2(answer)TestEC2018-2(answer)
TestEC2018-2(answer)Yong Heui Cho
 
TestEC2018-1(answer)
TestEC2018-1(answer)TestEC2018-1(answer)
TestEC2018-1(answer)Yong Heui Cho
 
TestBCD2018-1(answer)
TestBCD2018-1(answer)TestBCD2018-1(answer)
TestBCD2018-1(answer)Yong Heui Cho
 
TestSDS2018-1(answer)
TestSDS2018-1(answer)TestSDS2018-1(answer)
TestSDS2018-1(answer)Yong Heui Cho
 
BJT - Analysis of Bias
BJT - Analysis of BiasBJT - Analysis of Bias
BJT - Analysis of BiasYong Heui Cho
 
TestCloud2018-2(answer)
TestCloud2018-2(answer)TestCloud2018-2(answer)
TestCloud2018-2(answer)Yong Heui Cho
 
TestECD2018-1(answer)
TestECD2018-1(answer)TestECD2018-1(answer)
TestECD2018-1(answer)Yong Heui Cho
 
Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)Yong Heui Cho
 
TestCloud2018-1(answer)
TestCloud2018-1(answer)TestCloud2018-1(answer)
TestCloud2018-1(answer)Yong Heui Cho
 
Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)Yong Heui Cho
 
RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1Yong Heui Cho
 
Computing Paradigm - rev1
Computing Paradigm - rev1Computing Paradigm - rev1
Computing Paradigm - rev1Yong Heui Cho
 

Mais de Yong Heui Cho (20)

Android - Sensor Manager
Android - Sensor ManagerAndroid - Sensor Manager
Android - Sensor Manager
 
Android - Broadcast Receiver
Android - Broadcast ReceiverAndroid - Broadcast Receiver
Android - Broadcast Receiver
 
Android - Message
Android - MessageAndroid - Message
Android - Message
 
Cloud Computing
Cloud ComputingCloud Computing
Cloud Computing
 
Computing Paradigm
Computing ParadigmComputing Paradigm
Computing Paradigm
 
TestBCD2018-2(answer)
TestBCD2018-2(answer)TestBCD2018-2(answer)
TestBCD2018-2(answer)
 
TestSDS2018-2(answer)
TestSDS2018-2(answer)TestSDS2018-2(answer)
TestSDS2018-2(answer)
 
TestEC2018-2(answer)
TestEC2018-2(answer)TestEC2018-2(answer)
TestEC2018-2(answer)
 
TestEC2018-1(answer)
TestEC2018-1(answer)TestEC2018-1(answer)
TestEC2018-1(answer)
 
TestBCD2018-1(answer)
TestBCD2018-1(answer)TestBCD2018-1(answer)
TestBCD2018-1(answer)
 
TestSDS2018-1(answer)
TestSDS2018-1(answer)TestSDS2018-1(answer)
TestSDS2018-1(answer)
 
BJT - Analysis of Bias
BJT - Analysis of BiasBJT - Analysis of Bias
BJT - Analysis of Bias
 
TestCloud2018-2(answer)
TestCloud2018-2(answer)TestCloud2018-2(answer)
TestCloud2018-2(answer)
 
TestECD2018-1(answer)
TestECD2018-1(answer)TestECD2018-1(answer)
TestECD2018-1(answer)
 
Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)
 
TestCloud2018-1(answer)
TestCloud2018-1(answer)TestCloud2018-1(answer)
TestCloud2018-1(answer)
 
Cloud Service Model
Cloud Service ModelCloud Service Model
Cloud Service Model
 
Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)
 
RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1
 
Computing Paradigm - rev1
Computing Paradigm - rev1Computing Paradigm - rev1
Computing Paradigm - rev1
 

Último

Crushers to screens in aggregate production
Crushers to screens in aggregate productionCrushers to screens in aggregate production
Crushers to screens in aggregate productionChinnuNinan
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Coursebim.edu.pl
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...Erbil Polytechnic University
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the weldingMuhammadUzairLiaqat
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptNarmatha D
 
Risk Management in Engineering Construction Project
Risk Management in Engineering Construction ProjectRisk Management in Engineering Construction Project
Risk Management in Engineering Construction ProjectErbil Polytechnic University
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...121011101441
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleAlluxio, Inc.
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
 
BSNL Internship Training presentation.pptx
BSNL Internship Training presentation.pptxBSNL Internship Training presentation.pptx
BSNL Internship Training presentation.pptxNiranjanYadav41
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONjhunlian
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 

Último (20)

Designing pile caps according to ACI 318-19.pptx
Designing pile caps according to ACI 318-19.pptxDesigning pile caps according to ACI 318-19.pptx
Designing pile caps according to ACI 318-19.pptx
 
Crushers to screens in aggregate production
Crushers to screens in aggregate productionCrushers to screens in aggregate production
Crushers to screens in aggregate production
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
Katarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School CourseKatarzyna Lipka-Sidor - BIM School Course
Katarzyna Lipka-Sidor - BIM School Course
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...
 
welding defects observed during the welding
welding defects observed during the weldingwelding defects observed during the welding
welding defects observed during the welding
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
Industrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.pptIndustrial Safety Unit-IV workplace health and safety.ppt
Industrial Safety Unit-IV workplace health and safety.ppt
 
Risk Management in Engineering Construction Project
Risk Management in Engineering Construction ProjectRisk Management in Engineering Construction Project
Risk Management in Engineering Construction Project
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...Instrumentation, measurement and control of bio process parameters ( Temperat...
Instrumentation, measurement and control of bio process parameters ( Temperat...
 
Correctly Loading Incremental Data at Scale
Correctly Loading Incremental Data at ScaleCorrectly Loading Incremental Data at Scale
Correctly Loading Incremental Data at Scale
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes  examplesPOWER SYSTEMS-1 Complete notes  examples
POWER SYSTEMS-1 Complete notes examples
 
BSNL Internship Training presentation.pptx
BSNL Internship Training presentation.pptxBSNL Internship Training presentation.pptx
BSNL Internship Training presentation.pptx
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTIONTHE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
THE SENDAI FRAMEWORK FOR DISASTER RISK REDUCTION
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 

Basic Computer Architecture: An Introduction

  • 1. Basic Computer Architecture Yong Heui Cho @ Mokwon University
  • 2. 2 Basic Computer Design 1. History of Computers 2. Introduction to Arduino 3. Basic Computer Architecture 4. Combinational Logic Circuit
  • 3. 3 Computer Components • Input/output units • Memory/storage units • CPU (Central Processing Unit)
  • 4. 4 Motherboard Diagram • Northbridge – Connected to CPU in high speed • Southbridge – Connected in low speed • Bus – Related to “omnibus” – Communication system between components
  • 10. 10 CPU: 3 Major Components • ALU (Arithmetic Logic Unit) – Performs calculations and comparisons (data changed) • CU (Control Unit): performs fetch/execute cycle – Functions: • Moves data to and from CPU registers and other hardware comp onents (no change in data) • Accesses program instructions and issues commands to the ALU – Subparts: • Memory management unit: supervises fetching instructions and d ata • I/O Interface: sometimes combined with memory management u nit as Bust Interface Unit • Registers – Example: Program Counter (PC) or instruction pointer determi nes next instruction for execution □ Courtesy to Basic Computer Architecture, slideshare.
  • 12. 12 Concept of Registers • Small, permanent storage locations withi n the CPU used for a particular purpose • Manipulated directly by the CU • Wired for specific function • Size in bits or bytes (not MB like memor y) • Can hold data, an address or an instructi on □ Courtesy to Basic Computer Architecture, slideshare.
  • 13. 13 Register Operations • Stores values from other locations (regist ers and memory) • Addition and subtraction • Shift or rotate data • Test contents for conditions such as zero or positive □ Courtesy to Basic Computer Architecture, slideshare.
  • 14. 14 Registers in CPU • Program Counter (PC) register • Instruction Register (IR) • Status register: status, flags
  • 15. 15 Cache Memory • Cache level – L1 cache: fastest and smallest – L2 cache: next fastest and smallest
  • 16. 16 Operation of Memory • Each memory location has a unique addr ess • Address from an instruction is copied to the MAR (Memory Address Register) whi ch finds the location in memory • CPU determines if it is a store or retrieval • Transfer takes place between the MDR ( Memory Data Register) and memory • MDR is a two way register □ Courtesy to Basic Computer Architecture, slideshare.
  • 17. 17 MAR, MDR, Memory Address Data □ Courtesy to Basic Computer Architecture, slideshare.
  • 18. 18 MAR-MDR Example □ Courtesy to Basic Computer Architecture, slideshare.
  • 19. 19 Individual Memory Cell □ Courtesy to Basic Computer Architecture, slideshare.
  • 20. 20 Memory Capacity • Determined by two factors 1. Number of bits in the MAR • 2K where K = width of the register in bits 2. Size of the address portion of the instruction • 4 bits allows 16 locations • 8 bits allows 256 locations • 32 bits allows 4,294,967,296 or 4 GB • Important for performance – Insufficient memory can cause a processor to w ork at 50% below performance □ Courtesy to Basic Computer Architecture, slideshare.
  • 21. 21 Random Access Memory • DRAM (Dynamic RAM) – Most common, cheap – Volatile: must be refreshed (recharged with pow er) 1000’s of times each second • SRAM (Static RAM) – Faster than DRAM and more expensive than DR AM – Volatile – Frequently small amount used in cache memory for high-speed access used □ Courtesy to Basic Computer Architecture, slideshare.
  • 22. 22 Read Only Memory • Non-volatile memory to hold software th at is not expected to change over the life of the system • Magnetic core memory • EEPROM – Electrically Erasable Programmable ROM – Slower and less flexible than Flash ROM • Flash ROM – Faster than disks but more expensive – Uses • BIOS: initial boot instructions and diagnostics • Digital cameras □ Courtesy to Basic Computer Architecture, slideshare.
  • 23. 23 CMOS Memory • CMOS (Complimentary Metal Oxide Semiconductor) TR (Transistor) – Low power consumption, cheap TR • BIOS (Basic I/O System) and system settings that users can change