SlideShare uma empresa Scribd logo
1 de 7
HARVARD & VON-NEUMANN
ARCHITECTURE
What is
Harvard
Architecture ?
The Harvard architecture is a
term for a computer system
that contains two separate
areas for commands or
instructions and data.
The CPU fetched the next
instruction and loaded or
stored data simultaneously and
independently.
What is Von-Neumann
Architecture ?
A von Neumann architecture machine,
designed by physicist and
mathematician John von Neumann
(1903–1957) is a theoretical design for a
stored program computer that serves as
the basis for almost all modern
computers.
HARVARD ARCHITECTURE
Based on the Computer model
which employed separate buses for
data and instructions.
Has separate memory space for
instructions and data, which
physically separate signals and
storage for code and data memory,
which in turn makes it possible to
access each of the memory system
simultaneously.
VON-NEUMANN ARCHITECTURE
Design based on the concept of
stored-program where programs
and data are stored in the same
memory.
 Has only one bus that is used for
both instruction fetches and data
transfers, and the operations must
be scheduled because they cannot
be performed at the same time.
HARVARD ARCHITECTURE
The Processing Unit(PU) can
complete an Instruction in one
cycle if appropriate pipelining
strategies are in place.
Cost is much higher because of the
Complex Architecture that
employs two buses for instructions
and data.
VON-NEUMANN ARCHITECTURE
PU need two clock cycles to
complete an Instruction.The
processor fetches the Instruction
from memory in the first cycle and
decodes it, and then the data is
taken from memory in the second
cycle.
Cost is much lower
HARVARD ARCHITECTURE
Harvard architecture is a fairly
new concept used primarily in
microcontrollers and digital
signal processing (DSP).
VON-NEUMANN ARCHITECTURE
Von Neumann architecture is
mainly used in every machine
you see from desktop
computers and notebooks to
high performance computers
and workstations.
Summary of Von Neumann vs. Harvard
Architecture
Von Neumann architecture is like the Harvard architecture except it
uses a single bus to perform both instruction fetches and data
transfers, so the operations must be scheduled whileThe Harvard
architecture, on the other hand, uses two separate memory
addresses for data and instructions, which makes it possible to feed
data into both the busses at the same time.
The complex architecture only adds to the development cost of the
control unit against the lower development cost of the less complex
Von Neumann architecture which employs a single unified cache.

Mais conteúdo relacionado

Mais procurados

Von Neumann Architecture
Von Neumann ArchitectureVon Neumann Architecture
Von Neumann ArchitectureZahid Rajeel
 
Harvard architecture
Harvard architectureHarvard architecture
Harvard architectureGichelle Amon
 
ARM architcture
ARM architcture ARM architcture
ARM architcture Hossam Adel
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memoryMazin Alwaaly
 
Cache memory ppt
Cache memory ppt  Cache memory ppt
Cache memory ppt Arpita Naik
 
Computer program, computer languages, computer software
Computer program, computer languages, computer softwareComputer program, computer languages, computer software
Computer program, computer languages, computer softwareSweta Kumari Barnwal
 
Rom (read only memory)
Rom (read only memory)Rom (read only memory)
Rom (read only memory)Hemin Patel
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set ArchitectureJaffer Haadi
 
Von Neumann Architecture
Von Neumann Architecture   Von Neumann Architecture
Von Neumann Architecture Lor Ham
 
CPU (Central processing unit)
CPU (Central processing unit) CPU (Central processing unit)
CPU (Central processing unit) Razu Rahman
 
08. Central Processing Unit (CPU)
08. Central Processing Unit (CPU)08. Central Processing Unit (CPU)
08. Central Processing Unit (CPU)Akhila Dakshina
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRavikumar Tiwari
 
introduction to microprocessor and microcomputer
introduction to microprocessor and microcomputerintroduction to microprocessor and microcomputer
introduction to microprocessor and microcomputerSatya P. Joshi
 

Mais procurados (20)

Von Neumann Architecture
Von Neumann ArchitectureVon Neumann Architecture
Von Neumann Architecture
 
Harvard architecture
Harvard architectureHarvard architecture
Harvard architecture
 
ARM architcture
ARM architcture ARM architcture
ARM architcture
 
Memory system
Memory systemMemory system
Memory system
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memory
 
CPU Architecture
CPU ArchitectureCPU Architecture
CPU Architecture
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
Cache memory ppt
Cache memory ppt  Cache memory ppt
Cache memory ppt
 
Computer program, computer languages, computer software
Computer program, computer languages, computer softwareComputer program, computer languages, computer software
Computer program, computer languages, computer software
 
VIRTUAL MEMORY
VIRTUAL MEMORYVIRTUAL MEMORY
VIRTUAL MEMORY
 
Rom (read only memory)
Rom (read only memory)Rom (read only memory)
Rom (read only memory)
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
Multiprocessor
MultiprocessorMultiprocessor
Multiprocessor
 
Von Neumann Architecture
Von Neumann Architecture   Von Neumann Architecture
Von Neumann Architecture
 
CPU (Central processing unit)
CPU (Central processing unit) CPU (Central processing unit)
CPU (Central processing unit)
 
VLIW Processors
VLIW ProcessorsVLIW Processors
VLIW Processors
 
08. Central Processing Unit (CPU)
08. Central Processing Unit (CPU)08. Central Processing Unit (CPU)
08. Central Processing Unit (CPU)
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van Neumann
 
introduction to microprocessor and microcomputer
introduction to microprocessor and microcomputerintroduction to microprocessor and microcomputer
introduction to microprocessor and microcomputer
 
Flash memory
Flash memoryFlash memory
Flash memory
 

Semelhante a HARVARD & VON-NEUMANN ARCHITECTURE

Semelhante a HARVARD & VON-NEUMANN ARCHITECTURE (20)

Von Neuman vs Harward.docx
Von Neuman vs Harward.docxVon Neuman vs Harward.docx
Von Neuman vs Harward.docx
 
Computer system architecture
Computer system architectureComputer system architecture
Computer system architecture
 
New Developments in the CPU Architecture
New Developments in the CPU ArchitectureNew Developments in the CPU Architecture
New Developments in the CPU Architecture
 
RTL new unit-1.pptx
RTL new unit-1.pptxRTL new unit-1.pptx
RTL new unit-1.pptx
 
Introduction to DSP Processors-UNIT-6
Introduction to DSP Processors-UNIT-6Introduction to DSP Processors-UNIT-6
Introduction to DSP Processors-UNIT-6
 
Von neumann architecture
Von neumann architectureVon neumann architecture
Von neumann architecture
 
Microcontroller architecture
Microcontroller architectureMicrocontroller architecture
Microcontroller architecture
 
02 - Von-Neumann-Architecture.pptx
02 - Von-Neumann-Architecture.pptx02 - Von-Neumann-Architecture.pptx
02 - Von-Neumann-Architecture.pptx
 
Programming basics
Programming basicsProgramming basics
Programming basics
 
IS 139 Lecture 2 - 2015
 IS 139 Lecture 2 - 2015 IS 139 Lecture 2 - 2015
IS 139 Lecture 2 - 2015
 
IS 139 Lecture 2
IS 139 Lecture 2IS 139 Lecture 2
IS 139 Lecture 2
 
Von Neumann Architecture
Von Neumann ArchitectureVon Neumann Architecture
Von Neumann Architecture
 
Introduction to Embedded System
Introduction to Embedded SystemIntroduction to Embedded System
Introduction to Embedded System
 
VON_NEUMANN_ARCHITECTURE_PPT_COAA final.pptx
VON_NEUMANN_ARCHITECTURE_PPT_COAA final.pptxVON_NEUMANN_ARCHITECTURE_PPT_COAA final.pptx
VON_NEUMANN_ARCHITECTURE_PPT_COAA final.pptx
 
DSP Memory Architecture
DSP Memory ArchitectureDSP Memory Architecture
DSP Memory Architecture
 
Von Neumann Architecture
Von Neumann ArchitectureVon Neumann Architecture
Von Neumann Architecture
 
Computer basic and cpu
Computer basic and cpuComputer basic and cpu
Computer basic and cpu
 
0.3 arsitektur mikrokontroler
0.3   arsitektur mikrokontroler0.3   arsitektur mikrokontroler
0.3 arsitektur mikrokontroler
 
ARM.pdf
ARM.pdfARM.pdf
ARM.pdf
 
Computer architecture lesson 1
Computer architecture lesson 1Computer architecture lesson 1
Computer architecture lesson 1
 

Último

Gravity concentration_MI20612MI_________
Gravity concentration_MI20612MI_________Gravity concentration_MI20612MI_________
Gravity concentration_MI20612MI_________Romil Mishra
 
List of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdfList of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdfisabel213075
 
Theory of Machine Notes / Lecture Material .pdf
Theory of Machine Notes / Lecture Material .pdfTheory of Machine Notes / Lecture Material .pdf
Theory of Machine Notes / Lecture Material .pdfShreyas Pandit
 
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmComputer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmDeepika Walanjkar
 
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMSHigh Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMSsandhya757531
 
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdfDEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdfAkritiPradhan2
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
Robotics Group 10 (Control Schemes) cse.pdf
Robotics Group 10  (Control Schemes) cse.pdfRobotics Group 10  (Control Schemes) cse.pdf
Robotics Group 10 (Control Schemes) cse.pdfsahilsajad201
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Erbil Polytechnic University
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 
ROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.ppt
ROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.pptROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.ppt
ROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.pptJohnWilliam111370
 
Cost estimation approach: FP to COCOMO scenario based question
Cost estimation approach: FP to COCOMO scenario based questionCost estimation approach: FP to COCOMO scenario based question
Cost estimation approach: FP to COCOMO scenario based questionSneha Padhiar
 
KCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitosKCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitosVictor Morales
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
Triangulation survey (Basic Mine Surveying)_MI10412MI.pptx
Triangulation survey (Basic Mine Surveying)_MI10412MI.pptxTriangulation survey (Basic Mine Surveying)_MI10412MI.pptx
Triangulation survey (Basic Mine Surveying)_MI10412MI.pptxRomil Mishra
 
Javier_Fernandez_CARS_workshop_presentation.pptx
Javier_Fernandez_CARS_workshop_presentation.pptxJavier_Fernandez_CARS_workshop_presentation.pptx
Javier_Fernandez_CARS_workshop_presentation.pptxJavier Fernández Muñoz
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Sumanth A
 
Novel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsNovel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsResearcher Researcher
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
A brief look at visionOS - How to develop app on Apple's Vision Pro
A brief look at visionOS - How to develop app on Apple's Vision ProA brief look at visionOS - How to develop app on Apple's Vision Pro
A brief look at visionOS - How to develop app on Apple's Vision ProRay Yuan Liu
 

Último (20)

Gravity concentration_MI20612MI_________
Gravity concentration_MI20612MI_________Gravity concentration_MI20612MI_________
Gravity concentration_MI20612MI_________
 
List of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdfList of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdf
 
Theory of Machine Notes / Lecture Material .pdf
Theory of Machine Notes / Lecture Material .pdfTheory of Machine Notes / Lecture Material .pdf
Theory of Machine Notes / Lecture Material .pdf
 
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmComputer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
 
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMSHigh Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
High Voltage Engineering- OVER VOLTAGES IN ELECTRICAL POWER SYSTEMS
 
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdfDEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
Robotics Group 10 (Control Schemes) cse.pdf
Robotics Group 10  (Control Schemes) cse.pdfRobotics Group 10  (Control Schemes) cse.pdf
Robotics Group 10 (Control Schemes) cse.pdf
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
 
Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 
ROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.ppt
ROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.pptROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.ppt
ROBOETHICS-CCS345 ETHICS AND ARTIFICIAL INTELLIGENCE.ppt
 
Cost estimation approach: FP to COCOMO scenario based question
Cost estimation approach: FP to COCOMO scenario based questionCost estimation approach: FP to COCOMO scenario based question
Cost estimation approach: FP to COCOMO scenario based question
 
KCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitosKCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitos
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
Triangulation survey (Basic Mine Surveying)_MI10412MI.pptx
Triangulation survey (Basic Mine Surveying)_MI10412MI.pptxTriangulation survey (Basic Mine Surveying)_MI10412MI.pptx
Triangulation survey (Basic Mine Surveying)_MI10412MI.pptx
 
Javier_Fernandez_CARS_workshop_presentation.pptx
Javier_Fernandez_CARS_workshop_presentation.pptxJavier_Fernandez_CARS_workshop_presentation.pptx
Javier_Fernandez_CARS_workshop_presentation.pptx
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
 
Novel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsNovel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending Actuators
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
A brief look at visionOS - How to develop app on Apple's Vision Pro
A brief look at visionOS - How to develop app on Apple's Vision ProA brief look at visionOS - How to develop app on Apple's Vision Pro
A brief look at visionOS - How to develop app on Apple's Vision Pro
 

HARVARD & VON-NEUMANN ARCHITECTURE

  • 2. What is Harvard Architecture ? The Harvard architecture is a term for a computer system that contains two separate areas for commands or instructions and data. The CPU fetched the next instruction and loaded or stored data simultaneously and independently.
  • 3. What is Von-Neumann Architecture ? A von Neumann architecture machine, designed by physicist and mathematician John von Neumann (1903–1957) is a theoretical design for a stored program computer that serves as the basis for almost all modern computers.
  • 4. HARVARD ARCHITECTURE Based on the Computer model which employed separate buses for data and instructions. Has separate memory space for instructions and data, which physically separate signals and storage for code and data memory, which in turn makes it possible to access each of the memory system simultaneously. VON-NEUMANN ARCHITECTURE Design based on the concept of stored-program where programs and data are stored in the same memory.  Has only one bus that is used for both instruction fetches and data transfers, and the operations must be scheduled because they cannot be performed at the same time.
  • 5. HARVARD ARCHITECTURE The Processing Unit(PU) can complete an Instruction in one cycle if appropriate pipelining strategies are in place. Cost is much higher because of the Complex Architecture that employs two buses for instructions and data. VON-NEUMANN ARCHITECTURE PU need two clock cycles to complete an Instruction.The processor fetches the Instruction from memory in the first cycle and decodes it, and then the data is taken from memory in the second cycle. Cost is much lower
  • 6. HARVARD ARCHITECTURE Harvard architecture is a fairly new concept used primarily in microcontrollers and digital signal processing (DSP). VON-NEUMANN ARCHITECTURE Von Neumann architecture is mainly used in every machine you see from desktop computers and notebooks to high performance computers and workstations.
  • 7. Summary of Von Neumann vs. Harvard Architecture Von Neumann architecture is like the Harvard architecture except it uses a single bus to perform both instruction fetches and data transfers, so the operations must be scheduled whileThe Harvard architecture, on the other hand, uses two separate memory addresses for data and instructions, which makes it possible to feed data into both the busses at the same time. The complex architecture only adds to the development cost of the control unit against the lower development cost of the less complex Von Neumann architecture which employs a single unified cache.