Personal Information
Organização/Local de trabalho
Seongnam, Gyeonggi-do, Korea Korea, South
Cargo
SOC Logic Design/Verification Engineer at Uniquify Inc
Setor
Electronics / Computer Hardware
Sobre
SOC/ASIC/FPGA Design and Verification Engineer specialized in Front End cycle with 9 years of experience, majorly in client-facing roles.
Team player with 6+ years of international exposure in China (Nokia Siemens Networks) and South Korea (Samsung Electronics, Uniquify Inc)
Active participation on pre-silicon verification efforts, including FPGA Prototype, Design Verification (DV), hardware modeling frameworks
Experience with Synthesis(DC), Gate Level Sim(NC-sim, VCS), Formality (Synopsis) and debugging tools verdi , Linting with Ascent, Ascent IIV, CDC tools meridian and Spy-Glass.
Multiple Project Experience with FPGA tools Xilinx (ISE/Vivado) and Quartus
Developing and debugging e...
- Apresentações
- Documentos
- Infográficos
System verilog verification building blocks
Nirav Desai
•
Há 9 anos
Content Marketing in 15 Minutes a Day for Restaurants
Ann Handley
•
Há 10 anos
UVM Methodology Tutorial
Arrow Devices
•
Há 8 anos
System Verilog Functional Coverage
rraimi
•
Há 12 anos