O slideshow foi denunciado.
Utilizamos seu perfil e dados de atividades no LinkedIn para personalizar e exibir anúncios mais relevantes. Altere suas preferências de anúncios quando desejar.
E-Mail: pvrieeeprojects@gmail.com, Ph: 81432 71457
A High Throughput List Decoder Architecture for Polar Codes
Abstract
Wh...
Próximos SlideShares
Carregando em…5
×

A High Throughput List Decoder Architecture for Polar Codes

144 visualizações

Publicada em

A High Throughput List Decoder Architecture for Polar Codes

Publicada em: Negócios
  • Entre para ver os comentários

  • Seja a primeira pessoa a gostar disto

A High Throughput List Decoder Architecture for Polar Codes

  1. 1. E-Mail: pvrieeeprojects@gmail.com, Ph: 81432 71457 A High Throughput List Decoder Architecture for Polar Codes Abstract While long polar codes can achieve the capacity of arbitrary binary-input discrete memoryless channels when decoded by a low complexity successive-cancellation (SC) algorithm, the error performance of the SC algorithm is inferior for polar codes with finite block lengths. The cyclic redundancy check (CRC)-aided SC list (SCL) decoding algorithm has better error performance than the SC algorithm. However, current CRC-aided SCL decoders still suffer from long decoding latency and limited throughput. In this paper, a reduced latency list decoding (RLLD) algorithm for polar codes is proposed. Our RLLD algorithm performs the list decoding on a binary tree, whose leaves correspond to the bits of a polar code. In existing SCL decoding algorithms, all the nodes in the tree are traversed, and all possibilities of the information bits are considered. Instead, our RLLD algorithm visits much fewer nodes in the tree and considers fewer possibilities of the information bits. When configured properly, our RLLD algorithm significantly reduces the decoding latency and, hence, improves throughput, while introducing little performance degradation. Based on our RLLD algorithm, we also propose a high throughput list decoder architecture, which is suitable for larger block lengths due to its scalable partial sum computation unit. Our decoder architecture has been implemented for different block lengths and list sizes using the TSMC 90-nm CMOS technology. The implementation results demonstrate that our decoders achieve significant latency reduction and area efficiency improvement compared with the other list polar decoders in the literature. Tools :  Xilinx 10.1  Modelsim 6.4b Languages :  VHDL / Verilog HDL

×