SlideShare uma empresa Scribd logo
1 de 24
DIGITAL ELECTRONICS AND LOGIC DESIGN

 Course Code : CSE-204
 Course Teacher: Amathul Hadi Shakara.

 Presentation on Digital Electronics and logic Design
       Topic:
           Ram And Rom.
   Presented By:
     MD. Toufiq Akbar Shawon ( ID: 011103004 )
     Al-Fariha Arpa (ID: 011103011 )
     Sabiha Jannat (ID:011103008 )


                                                         1
TOPICS
   Ram:
       Introduction
       What Is Ram?
       History Of Ram
       Types Of Ram
       How Ram Works.
   Rom:
       Introduction
       What is Rom?
       History Of Rom
       Types Of Rom
                                   2
       Memory Structures of Rom
INTRODUCTION TO RAM

   Random access memory (RAM) is a form of computer data
    storage. It takes the form of integrated circuits that allow stored data
    to be accessed in any order with a worst case performance of
    constant time .RAM is often associated with volatile types of memory
    where its stored information is lost if the power is removed.

   RAM typically resides on Memory Modules

   A RAM Memory chip is an integrated circuit made of millions of
    Transistors and Capacitors




                                                                               3
HISTORY OF RAM

   The first practical form of random-access memory was
    the Williams tube starting in 1947. It stored data as
    electrically-charged spots on the face of a cathode ray
    tube. Since the electron beam of the CRT could read
    and write the spots on the tube in any order, memory
    was random-access. The capacity of the Williams tube
    was a few hundred to around a thousand bits, but it was
    much smaller, faster, and more power-efficient than
    using individual vacuum tube latches. Magnetic core
    memory, invented in 1947 and developed up until the
    mid 1970s, became a widespread form of random
    access memory. Robert H. Dennard invented Dynamic
    random access memory in 1968, this allowed
    replacement of a 4 or 6-transistor latch circuit by a
    single transistor for each memory bit, greatly increasing
    memory density at the cost of volatility.
                                                                4
RAMS !!!




           5
TYPES OF RAM

   The two main forms of modern RAM are static RAM
    (SRAM) and dynamic RAM (DRAM). In static RAM,
    a bit of data is stored using the state of a flip-flop.
    This form of RAM is more expensive to produce,
    but is generally faster and requires less power than
    DRAM and, in modern computers, is often used as
    cache memory for the CPU. DRAM stores a bit of
    data using a transistor and capacitor pair, which
    together comprise a memory cell.


                                                              6
STATIC RAM

   SRAM
      Built with cross coupled inverters and pass transistors.
      Cache Memory (Static RAM) helps speed up the microprocessor.
      Cache Memory stores frequently used data and instructions.
      Personal Computers have 2 and perhaps 3 types of cache
       memory:
      L1 (Level 1) Cache (8KB to 128KB)
      L2 (Level 2) Cache (64KB to 4MB)
      L2 Advanced Transfer Cache on current microprocessors (built
       on the chip)
     A computer with L2 cache usually performs at speeds 10 to 40 percent
      faster than those without cache.
     Servers and workstations can have at least 2MB of L2 or L3 cache.


                                                                             7
STATIC RAM

        A static RAM chip from
         NES(Gaming
         Console) clone 2Kx8
         bits.




                                  8
DYNAMIC RAM

   Dynamic Random-access memory (DRAM) is a type of random-
    access memory that stores each bit of data in a separate capacitor
    within an integrated circuit. The capacitor can be either charged or
    discharged; these two states are taken to represent the two values of
    a bit, conventionally called 0 and 1. Since capacitors leak charge, the
    information eventually fades unless the capacitor charge is refreshed
    periodically. Because of this refresh requirement, it is a dynamic
    memory as opposed to SRAM and other static memory. The main
    memory (the "RAM") in personal computers is dynamic RAM
    (DRAM). It is the RAM in laptop and workstation computers as well
    as some of the RAM of video game consoles like PS3 and XBOX
    360.




                                                                              9
TYPES OF DYNAMIC RAM (DRAM)

   SDRAM (Synchronous DRAM)
       Synchronized to the system clock
   DDR SDRAM (Double Data Rate SDRAM)
         Transfer data twice for each clock cycle(A.K.A SDRAM II)
   Rambus DRAM (RDRAM)
         Faster than SDRAM chips because they use pipelining techniques
         Used Widely In the Gaming Industry.
   Fast Page Mode DRAM
       First form of DRAM
       Maximum transfer rate to L2 cache is approximately 176 megabytes per
        second
   EDO DRAM
       Sends and receives data simultaneously
       Maximum transfer rate to L2 cache is approximately 264 megabytes per second
       EDO = Extended Data Out
   DRD Ram
       Like DDR SDRAM, it transfers data on the rising & falling edges of the clock cycle
                                                                                             10
       Uses 2 data channels to improve transfer rates
DYNAMIC RAMS




               11
HOW RAM WORKS

                              Block diagram of RAM

                  2k x n memory
        k                              n
                 ADRS        OUT
        n
                 DATA
                 CS
                 WR

   This block diagram introduces the main interface to RAM.
       A Chip Select, CS, enables or disables the RAM.
       ADRS specifies the address or location to read from or write to.
       WR selects between reading from or writing to the memory.
            To read from memory, WR should be set to 0.
             OUT will be the n-bit value stored at ADRS.
            To write to memory, we set WR = 1.
             DATA is the n-bit value to save in memory.                    12
READING FROM THE RAM

   To read from this RAM, the controlling circuit must:
      Enable the chip by ensuring CS = 1.
      Select the read operation, by setting WR = 0.
      Send the desired address to the ADRS input.
      The contents of that address appear on OUT after a little while.
   Notice that the DATA input is unused for read operations.




                               2k x n memory
                       k                            n
                              ADRS        OUT
                       n
                              DATA
                              CS
                              WR
                                                                          13
WRITING TO THE RAM

   To write to this RAM, you need to:
      Enable the chip by setting CS = 1.
      Select the write operation, by setting WR = 1.
      Send the desired address to the ADRS input.
      Send the word to store to the DATA input.
   The output OUT is not needed for memory write operations.




                             2k x n memory
                     k                            n
                            ADRS        OUT
                     n
                            DATA
                            CS
                            WR
                                                                14
INTRODUCTION TO ROMS

 Read-only memory (ROM) is a class of storage
  medium used in computers and other electronic
  devices. Data stored in ROM cannot be modified, or
  can be modified only slowly or with difficulty, so it is
  mainly used to distribute firmware (software that is
  very closely tied to specific hardware, and unlikely
  to need frequent updates).
 Unlike Ram’s Rom’s are not volatile.




                                                             15
ROMS

   ROMs are based on this decoder implementation of functions.
      A blank ROM just provides a decoder and several OR gates.
      The connections between the decoder and the OR gates are
       “programmable,” so different functions can be implemented.
   To program a ROM, you just make the desired connections between
    the decoder outputs and the OR gate inputs.




                                                                      16
HISTORY OF ROM
   The simplest type of solid state ROM is as old as semiconductor technology itself.
    Combinational logic gates can be joined manually to map n-bit address input onto
    arbitrary values of m-bit data output (a look-up table). With the invention of the
    integrated circuit came mask ROM. Mask ROM consists of a grid of word lines (the
    address input) and bit lines (the data output), selectively joined together with
    transistor switches, and can represent an arbitrary look-up table with a regular
    physical layout and predictable propagation delay. Subsequent developments have
    addressed these shortcomings. PROM, invented in 1956, allowed users to
    program its contents exactly once by physically altering its structure with the
    application of high-voltage pulses. This addressed problems 1 and 2 above, since
    a company can simply order a large batch of fresh PROM chips and program them
    with the desired contents at its designers' convenience. The 1971 invention of
    EPROM essentially solved problem 3, since EPROM (unlike PROM) can be
    repeatedly reset to its unprogrammed state by exposure to strong ultraviolet light.
    EEPROM, invented in 1983, went a long way to solving problem 4, since an
    EEPROM can be programmed in-place if the containing device provides a means
    to receive the program contents from an external source (for example, a personal
    computer via a serial cable). Flash memory, invented at Toshiba in the mid-1980s,
    and commercialized in the early 1990s, is a form of EEPROM that makes very
    efficient use of chip area and can be erased and reprogrammed thousands of
                                                                                          17
    times without damage.
ROMS!!!




          18
TYPES OF ROM

   PROM : Programmable Read Only Memory
          Programmed by user
          Also not erasable
   EPROM : Erasable Programmable Read Only
    Memory
        Programmed by user
        Erased using UV light

        “erase” sets all bits to 0 or

        Development applications

   EEPROM : Electrically Erasable Programmable
    Read Only Memory
       Programmed by user
        Erased electrically

        Possibly in system, but requires non-standard voltages   19
TYPES OF ROM

   EAROM : Electrically Alterable Read Only Memory
           Similar to EEPROM
   Flash memory
       Writable and non-volatile
        Reads very fast
       Writes very slowly
       Referred to as “programming”
       No special voltages for in system writing
       “Flash” refers to the fact that the entire content of the
        memory chip can be erased in one step
       Once erased and written, data is retained for 20+
       years
                                                                    20
MEMORY STRUCTURES OF ROM

   Array of memory cells
     Organization refers to number of and width of memory
      words
     Example 1024 bit memory can organized as:
         1024 one-bit word
         528 two-bit words

         256 four-bit words

         128 eight-bit words

     Internal array is the same for all organizations
     Decoding and I/O circuitry differs



                                                             21
MEMORY STRUCTURES OF ROM

   Memory Array and Address Decoder:




                                        22
REFERENCES

1.   http://www.authorstream.com/
2.   http://www.howstuffworks.com/
3.   http://www.wikipedia.com/
4.   http://www.osun.com/
5.   http://www.google.com/




                                     23
THE END




 Thank You        We hope
     For           That you
Listening To      Liked our
     Us.         Presentation

                                24

Mais conteúdo relacionado

Mais procurados

Unit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processorUnit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processorVenkat Ramanan C
 
Semiconductor memories
Semiconductor memoriesSemiconductor memories
Semiconductor memoriesSambitShreeman
 
Memories in digital electronics
Memories in digital electronicsMemories in digital electronics
Memories in digital electronicsSijuGeorge10
 
Lect 2 ARM processor architecture
Lect 2 ARM processor architectureLect 2 ARM processor architecture
Lect 2 ARM processor architectureDr.YNM
 
Reliability and yield
Reliability and yield Reliability and yield
Reliability and yield rohitladdu
 
MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)
MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)
MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)MDASIF120
 
Project Report Of SRAM Design
Project Report Of SRAM DesignProject Report Of SRAM Design
Project Report Of SRAM DesignAalay Kapadia
 
Arm instruction set
Arm instruction setArm instruction set
Arm instruction setPriyangaKR1
 
Random Access Memory
Random Access Memory Random Access Memory
Random Access Memory rohitladdu
 
8051 microcontroller and embedded system
8051 microcontroller and embedded system8051 microcontroller and embedded system
8051 microcontroller and embedded systemsb108ec
 
Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1vamshi krishna
 
Single Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM CellSingle Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM CellVishwanath Hiremath
 
EEPROM Part-21
EEPROM Part-21EEPROM Part-21
EEPROM Part-21Techvilla
 

Mais procurados (20)

Dr.s.shiyamala fpga ppt
Dr.s.shiyamala  fpga pptDr.s.shiyamala  fpga ppt
Dr.s.shiyamala fpga ppt
 
Unit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processorUnit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processor
 
Semiconductor memories
Semiconductor memoriesSemiconductor memories
Semiconductor memories
 
Semiconductor memories
Semiconductor memoriesSemiconductor memories
Semiconductor memories
 
Memories in digital electronics
Memories in digital electronicsMemories in digital electronics
Memories in digital electronics
 
Lect 2 ARM processor architecture
Lect 2 ARM processor architectureLect 2 ARM processor architecture
Lect 2 ARM processor architecture
 
Reliability and yield
Reliability and yield Reliability and yield
Reliability and yield
 
MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)
MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)
MRAM PPT BY MD ASIF (Jamia millia islamia new delhi)
 
Project Report Of SRAM Design
Project Report Of SRAM DesignProject Report Of SRAM Design
Project Report Of SRAM Design
 
Arm instruction set
Arm instruction setArm instruction set
Arm instruction set
 
Random Access Memory
Random Access Memory Random Access Memory
Random Access Memory
 
8051 microcontroller and embedded system
8051 microcontroller and embedded system8051 microcontroller and embedded system
8051 microcontroller and embedded system
 
Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1Wallace tree multiplier.pptx1
Wallace tree multiplier.pptx1
 
Arm instruction set
Arm instruction setArm instruction set
Arm instruction set
 
Single Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM CellSingle Ended Schmitt Trigger Based Robust Low Power SRAM Cell
Single Ended Schmitt Trigger Based Robust Low Power SRAM Cell
 
EEPROM Part-21
EEPROM Part-21EEPROM Part-21
EEPROM Part-21
 
Basic cellular system
Basic cellular systemBasic cellular system
Basic cellular system
 
Stick Diagram
Stick DiagramStick Diagram
Stick Diagram
 
List of 8085 programs
List of 8085 programsList of 8085 programs
List of 8085 programs
 
Dynamic RAM
Dynamic RAMDynamic RAM
Dynamic RAM
 

Destaque

Ppt Digital Electronics
Ppt Digital ElectronicsPpt Digital Electronics
Ppt Digital ElectronicsNaval Kush
 
Fundamentals of digital electronics
 Fundamentals of digital electronics Fundamentals of digital electronics
Fundamentals of digital electronicssandeep patil
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Satya P. Joshi
 
Digital and logic designs presentation
Digital and logic designs presentationDigital and logic designs presentation
Digital and logic designs presentationHaya Butt
 
Random access memory
Random access memoryRandom access memory
Random access memoryRuchi Maurya
 
Static and Dynamic Read/Write memories
Static and Dynamic Read/Write memoriesStatic and Dynamic Read/Write memories
Static and Dynamic Read/Write memoriesAbhilash Nair
 
Analog and Digital Electronics by U A Bakshi
Analog and Digital Electronics by U A BakshiAnalog and Digital Electronics by U A Bakshi
Analog and Digital Electronics by U A BakshiDheeraj Upadhyay
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its typesAbhay Matthew
 
Ram & rom memories
Ram & rom memoriesRam & rom memories
Ram & rom memoriesangelaag98
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12Nipun Shah
 
Shunting yard algo
Shunting yard algoShunting yard algo
Shunting yard algoToufiq Akbar
 
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesDIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesTrinity Dwarka
 
Land Mine Detection and Image Processing
Land Mine Detection and Image ProcessingLand Mine Detection and Image Processing
Land Mine Detection and Image ProcessingAnkush Srivastava
 

Destaque (20)

Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
Ppt Digital Electronics
Ppt Digital ElectronicsPpt Digital Electronics
Ppt Digital Electronics
 
Fundamentals of digital electronics
 Fundamentals of digital electronics Fundamentals of digital electronics
Fundamentals of digital electronics
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Basics of digital electronics
Basics of digital electronicsBasics of digital electronics
Basics of digital electronics
 
Electronics ppt
Electronics ppt Electronics ppt
Electronics ppt
 
Digital and logic designs presentation
Digital and logic designs presentationDigital and logic designs presentation
Digital and logic designs presentation
 
Ram presentation
Ram presentationRam presentation
Ram presentation
 
BASIC ELECTRONICS
BASIC ELECTRONICS BASIC ELECTRONICS
BASIC ELECTRONICS
 
CV NEW 2-6-15
CV NEW 2-6-15CV NEW 2-6-15
CV NEW 2-6-15
 
Random access memory
Random access memoryRandom access memory
Random access memory
 
Static and Dynamic Read/Write memories
Static and Dynamic Read/Write memoriesStatic and Dynamic Read/Write memories
Static and Dynamic Read/Write memories
 
Analog and Digital Electronics by U A Bakshi
Analog and Digital Electronics by U A BakshiAnalog and Digital Electronics by U A Bakshi
Analog and Digital Electronics by U A Bakshi
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its types
 
Ram & rom memories
Ram & rom memoriesRam & rom memories
Ram & rom memories
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
 
Basic electronics
Basic electronicsBasic electronics
Basic electronics
 
Shunting yard algo
Shunting yard algoShunting yard algo
Shunting yard algo
 
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesDIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
 
Land Mine Detection and Image Processing
Land Mine Detection and Image ProcessingLand Mine Detection and Image Processing
Land Mine Detection and Image Processing
 

Semelhante a Digital electronics and logic design

Semelhante a Digital electronics and logic design (20)

Memory And Storages
Memory And StoragesMemory And Storages
Memory And Storages
 
Random access memory
Random access memoryRandom access memory
Random access memory
 
Volatile memory
Volatile memoryVolatile memory
Volatile memory
 
COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5COMPUTER ORGANIZATION NOTES Unit 5
COMPUTER ORGANIZATION NOTES Unit 5
 
Dram and its types
Dram and its typesDram and its types
Dram and its types
 
Random access memory
Random access memoryRandom access memory
Random access memory
 
Internal memory
Internal memoryInternal memory
Internal memory
 
ROM
ROMROM
ROM
 
Memorydevices 110602031611-phpapp02
Memorydevices 110602031611-phpapp02Memorydevices 110602031611-phpapp02
Memorydevices 110602031611-phpapp02
 
Memory (Part 3)
Memory (Part 3)Memory (Part 3)
Memory (Part 3)
 
MICROPROCESSOR,BASICS AND MEMORY CONCEPT
MICROPROCESSOR,BASICS AND MEMORY CONCEPTMICROPROCESSOR,BASICS AND MEMORY CONCEPT
MICROPROCESSOR,BASICS AND MEMORY CONCEPT
 
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
 
Chapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldChapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworld
 
Ram
RamRam
Ram
 
Group 12 ram
Group 12 ramGroup 12 ram
Group 12 ram
 
Memory technologies
Memory technologiesMemory technologies
Memory technologies
 
L010236974
L010236974L010236974
L010236974
 
Random Access Memory (RAM)
Random Access Memory (RAM)Random Access Memory (RAM)
Random Access Memory (RAM)
 
Dd sdram
Dd sdramDd sdram
Dd sdram
 
301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog301378156 design-of-sram-in-verilog
301378156 design-of-sram-in-verilog
 

Último

Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024TopCSSGallery
 
Zeshan Sattar- Assessing the skill requirements and industry expectations for...
Zeshan Sattar- Assessing the skill requirements and industry expectations for...Zeshan Sattar- Assessing the skill requirements and industry expectations for...
Zeshan Sattar- Assessing the skill requirements and industry expectations for...itnewsafrica
 
[Webinar] SpiraTest - Setting New Standards in Quality Assurance
[Webinar] SpiraTest - Setting New Standards in Quality Assurance[Webinar] SpiraTest - Setting New Standards in Quality Assurance
[Webinar] SpiraTest - Setting New Standards in Quality AssuranceInflectra
 
Design pattern talk by Kaya Weers - 2024 (v2)
Design pattern talk by Kaya Weers - 2024 (v2)Design pattern talk by Kaya Weers - 2024 (v2)
Design pattern talk by Kaya Weers - 2024 (v2)Kaya Weers
 
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptxUse of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptxLoriGlavin3
 
Glenn Lazarus- Why Your Observability Strategy Needs Security Observability
Glenn Lazarus- Why Your Observability Strategy Needs Security ObservabilityGlenn Lazarus- Why Your Observability Strategy Needs Security Observability
Glenn Lazarus- Why Your Observability Strategy Needs Security Observabilityitnewsafrica
 
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...Nikki Chapple
 
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...Wes McKinney
 
How to Effectively Monitor SD-WAN and SASE Environments with ThousandEyes
How to Effectively Monitor SD-WAN and SASE Environments with ThousandEyesHow to Effectively Monitor SD-WAN and SASE Environments with ThousandEyes
How to Effectively Monitor SD-WAN and SASE Environments with ThousandEyesThousandEyes
 
TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024Lonnie McRorey
 
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24Mark Goldstein
 
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxThe Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxLoriGlavin3
 
Decarbonising Buildings: Making a net-zero built environment a reality
Decarbonising Buildings: Making a net-zero built environment a realityDecarbonising Buildings: Making a net-zero built environment a reality
Decarbonising Buildings: Making a net-zero built environment a realityIES VE
 
Time Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directionsTime Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directionsNathaniel Shimoni
 
Moving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfMoving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfLoriGlavin3
 
UiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to HeroUiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to HeroUiPathCommunity
 
Digital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptxDigital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptxLoriGlavin3
 
Modern Roaming for Notes and Nomad – Cheaper Faster Better Stronger
Modern Roaming for Notes and Nomad – Cheaper Faster Better StrongerModern Roaming for Notes and Nomad – Cheaper Faster Better Stronger
Modern Roaming for Notes and Nomad – Cheaper Faster Better Strongerpanagenda
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxLoriGlavin3
 
2024 April Patch Tuesday
2024 April Patch Tuesday2024 April Patch Tuesday
2024 April Patch TuesdayIvanti
 

Último (20)

Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024Top 10 Hubspot Development Companies in 2024
Top 10 Hubspot Development Companies in 2024
 
Zeshan Sattar- Assessing the skill requirements and industry expectations for...
Zeshan Sattar- Assessing the skill requirements and industry expectations for...Zeshan Sattar- Assessing the skill requirements and industry expectations for...
Zeshan Sattar- Assessing the skill requirements and industry expectations for...
 
[Webinar] SpiraTest - Setting New Standards in Quality Assurance
[Webinar] SpiraTest - Setting New Standards in Quality Assurance[Webinar] SpiraTest - Setting New Standards in Quality Assurance
[Webinar] SpiraTest - Setting New Standards in Quality Assurance
 
Design pattern talk by Kaya Weers - 2024 (v2)
Design pattern talk by Kaya Weers - 2024 (v2)Design pattern talk by Kaya Weers - 2024 (v2)
Design pattern talk by Kaya Weers - 2024 (v2)
 
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptxUse of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
 
Glenn Lazarus- Why Your Observability Strategy Needs Security Observability
Glenn Lazarus- Why Your Observability Strategy Needs Security ObservabilityGlenn Lazarus- Why Your Observability Strategy Needs Security Observability
Glenn Lazarus- Why Your Observability Strategy Needs Security Observability
 
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
Microsoft 365 Copilot: How to boost your productivity with AI – Part one: Ado...
 
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
The Future Roadmap for the Composable Data Stack - Wes McKinney - Data Counci...
 
How to Effectively Monitor SD-WAN and SASE Environments with ThousandEyes
How to Effectively Monitor SD-WAN and SASE Environments with ThousandEyesHow to Effectively Monitor SD-WAN and SASE Environments with ThousandEyes
How to Effectively Monitor SD-WAN and SASE Environments with ThousandEyes
 
TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024
 
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
Arizona Broadband Policy Past, Present, and Future Presentation 3/25/24
 
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxThe Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
 
Decarbonising Buildings: Making a net-zero built environment a reality
Decarbonising Buildings: Making a net-zero built environment a realityDecarbonising Buildings: Making a net-zero built environment a reality
Decarbonising Buildings: Making a net-zero built environment a reality
 
Time Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directionsTime Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directions
 
Moving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfMoving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdf
 
UiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to HeroUiPath Community: Communication Mining from Zero to Hero
UiPath Community: Communication Mining from Zero to Hero
 
Digital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptxDigital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptx
 
Modern Roaming for Notes and Nomad – Cheaper Faster Better Stronger
Modern Roaming for Notes and Nomad – Cheaper Faster Better StrongerModern Roaming for Notes and Nomad – Cheaper Faster Better Stronger
Modern Roaming for Notes and Nomad – Cheaper Faster Better Stronger
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptx
 
2024 April Patch Tuesday
2024 April Patch Tuesday2024 April Patch Tuesday
2024 April Patch Tuesday
 

Digital electronics and logic design

  • 1. DIGITAL ELECTRONICS AND LOGIC DESIGN  Course Code : CSE-204  Course Teacher: Amathul Hadi Shakara.  Presentation on Digital Electronics and logic Design  Topic:  Ram And Rom.  Presented By:  MD. Toufiq Akbar Shawon ( ID: 011103004 )  Al-Fariha Arpa (ID: 011103011 )  Sabiha Jannat (ID:011103008 ) 1
  • 2. TOPICS  Ram:  Introduction  What Is Ram?  History Of Ram  Types Of Ram  How Ram Works.  Rom:  Introduction  What is Rom?  History Of Rom  Types Of Rom 2  Memory Structures of Rom
  • 3. INTRODUCTION TO RAM  Random access memory (RAM) is a form of computer data storage. It takes the form of integrated circuits that allow stored data to be accessed in any order with a worst case performance of constant time .RAM is often associated with volatile types of memory where its stored information is lost if the power is removed.  RAM typically resides on Memory Modules  A RAM Memory chip is an integrated circuit made of millions of Transistors and Capacitors 3
  • 4. HISTORY OF RAM  The first practical form of random-access memory was the Williams tube starting in 1947. It stored data as electrically-charged spots on the face of a cathode ray tube. Since the electron beam of the CRT could read and write the spots on the tube in any order, memory was random-access. The capacity of the Williams tube was a few hundred to around a thousand bits, but it was much smaller, faster, and more power-efficient than using individual vacuum tube latches. Magnetic core memory, invented in 1947 and developed up until the mid 1970s, became a widespread form of random access memory. Robert H. Dennard invented Dynamic random access memory in 1968, this allowed replacement of a 4 or 6-transistor latch circuit by a single transistor for each memory bit, greatly increasing memory density at the cost of volatility. 4
  • 6. TYPES OF RAM  The two main forms of modern RAM are static RAM (SRAM) and dynamic RAM (DRAM). In static RAM, a bit of data is stored using the state of a flip-flop. This form of RAM is more expensive to produce, but is generally faster and requires less power than DRAM and, in modern computers, is often used as cache memory for the CPU. DRAM stores a bit of data using a transistor and capacitor pair, which together comprise a memory cell. 6
  • 7. STATIC RAM  SRAM  Built with cross coupled inverters and pass transistors.  Cache Memory (Static RAM) helps speed up the microprocessor.  Cache Memory stores frequently used data and instructions.  Personal Computers have 2 and perhaps 3 types of cache memory:  L1 (Level 1) Cache (8KB to 128KB)  L2 (Level 2) Cache (64KB to 4MB)  L2 Advanced Transfer Cache on current microprocessors (built on the chip)  A computer with L2 cache usually performs at speeds 10 to 40 percent faster than those without cache.  Servers and workstations can have at least 2MB of L2 or L3 cache. 7
  • 8. STATIC RAM  A static RAM chip from NES(Gaming Console) clone 2Kx8 bits. 8
  • 9. DYNAMIC RAM  Dynamic Random-access memory (DRAM) is a type of random- access memory that stores each bit of data in a separate capacitor within an integrated circuit. The capacitor can be either charged or discharged; these two states are taken to represent the two values of a bit, conventionally called 0 and 1. Since capacitors leak charge, the information eventually fades unless the capacitor charge is refreshed periodically. Because of this refresh requirement, it is a dynamic memory as opposed to SRAM and other static memory. The main memory (the "RAM") in personal computers is dynamic RAM (DRAM). It is the RAM in laptop and workstation computers as well as some of the RAM of video game consoles like PS3 and XBOX 360. 9
  • 10. TYPES OF DYNAMIC RAM (DRAM)  SDRAM (Synchronous DRAM)  Synchronized to the system clock  DDR SDRAM (Double Data Rate SDRAM)  Transfer data twice for each clock cycle(A.K.A SDRAM II)  Rambus DRAM (RDRAM)  Faster than SDRAM chips because they use pipelining techniques  Used Widely In the Gaming Industry.  Fast Page Mode DRAM  First form of DRAM  Maximum transfer rate to L2 cache is approximately 176 megabytes per second  EDO DRAM  Sends and receives data simultaneously  Maximum transfer rate to L2 cache is approximately 264 megabytes per second  EDO = Extended Data Out  DRD Ram  Like DDR SDRAM, it transfers data on the rising & falling edges of the clock cycle 10  Uses 2 data channels to improve transfer rates
  • 12. HOW RAM WORKS Block diagram of RAM 2k x n memory k n ADRS OUT n DATA CS WR  This block diagram introduces the main interface to RAM.  A Chip Select, CS, enables or disables the RAM.  ADRS specifies the address or location to read from or write to.  WR selects between reading from or writing to the memory. To read from memory, WR should be set to 0. OUT will be the n-bit value stored at ADRS. To write to memory, we set WR = 1. DATA is the n-bit value to save in memory. 12
  • 13. READING FROM THE RAM  To read from this RAM, the controlling circuit must:  Enable the chip by ensuring CS = 1.  Select the read operation, by setting WR = 0.  Send the desired address to the ADRS input.  The contents of that address appear on OUT after a little while.  Notice that the DATA input is unused for read operations. 2k x n memory k n ADRS OUT n DATA CS WR 13
  • 14. WRITING TO THE RAM  To write to this RAM, you need to:  Enable the chip by setting CS = 1.  Select the write operation, by setting WR = 1.  Send the desired address to the ADRS input.  Send the word to store to the DATA input.  The output OUT is not needed for memory write operations. 2k x n memory k n ADRS OUT n DATA CS WR 14
  • 15. INTRODUCTION TO ROMS  Read-only memory (ROM) is a class of storage medium used in computers and other electronic devices. Data stored in ROM cannot be modified, or can be modified only slowly or with difficulty, so it is mainly used to distribute firmware (software that is very closely tied to specific hardware, and unlikely to need frequent updates).  Unlike Ram’s Rom’s are not volatile. 15
  • 16. ROMS  ROMs are based on this decoder implementation of functions.  A blank ROM just provides a decoder and several OR gates.  The connections between the decoder and the OR gates are “programmable,” so different functions can be implemented.  To program a ROM, you just make the desired connections between the decoder outputs and the OR gate inputs. 16
  • 17. HISTORY OF ROM  The simplest type of solid state ROM is as old as semiconductor technology itself. Combinational logic gates can be joined manually to map n-bit address input onto arbitrary values of m-bit data output (a look-up table). With the invention of the integrated circuit came mask ROM. Mask ROM consists of a grid of word lines (the address input) and bit lines (the data output), selectively joined together with transistor switches, and can represent an arbitrary look-up table with a regular physical layout and predictable propagation delay. Subsequent developments have addressed these shortcomings. PROM, invented in 1956, allowed users to program its contents exactly once by physically altering its structure with the application of high-voltage pulses. This addressed problems 1 and 2 above, since a company can simply order a large batch of fresh PROM chips and program them with the desired contents at its designers' convenience. The 1971 invention of EPROM essentially solved problem 3, since EPROM (unlike PROM) can be repeatedly reset to its unprogrammed state by exposure to strong ultraviolet light. EEPROM, invented in 1983, went a long way to solving problem 4, since an EEPROM can be programmed in-place if the containing device provides a means to receive the program contents from an external source (for example, a personal computer via a serial cable). Flash memory, invented at Toshiba in the mid-1980s, and commercialized in the early 1990s, is a form of EEPROM that makes very efficient use of chip area and can be erased and reprogrammed thousands of 17 times without damage.
  • 18. ROMS!!! 18
  • 19. TYPES OF ROM  PROM : Programmable Read Only Memory  Programmed by user  Also not erasable  EPROM : Erasable Programmable Read Only Memory  Programmed by user  Erased using UV light  “erase” sets all bits to 0 or  Development applications  EEPROM : Electrically Erasable Programmable Read Only Memory Programmed by user  Erased electrically  Possibly in system, but requires non-standard voltages 19
  • 20. TYPES OF ROM  EAROM : Electrically Alterable Read Only Memory  Similar to EEPROM  Flash memory  Writable and non-volatile  Reads very fast  Writes very slowly  Referred to as “programming”  No special voltages for in system writing  “Flash” refers to the fact that the entire content of the memory chip can be erased in one step  Once erased and written, data is retained for 20+  years 20
  • 21. MEMORY STRUCTURES OF ROM  Array of memory cells  Organization refers to number of and width of memory words  Example 1024 bit memory can organized as:  1024 one-bit word  528 two-bit words  256 four-bit words  128 eight-bit words  Internal array is the same for all organizations  Decoding and I/O circuitry differs 21
  • 22. MEMORY STRUCTURES OF ROM  Memory Array and Address Decoder: 22
  • 23. REFERENCES 1. http://www.authorstream.com/ 2. http://www.howstuffworks.com/ 3. http://www.wikipedia.com/ 4. http://www.osun.com/ 5. http://www.google.com/ 23
  • 24. THE END Thank You We hope For That you Listening To Liked our Us. Presentation 24