SlideShare uma empresa Scribd logo
1 de 10
PRESENTATION DE COMPUTER
ARCHITECTURE

Topic: Register Organization & Instruction Cycle
MUHAMMAD AMEER MOHAVIA
      BS(ELECTRONICS ENGINEERING)




 BALOCHISTAN UNIVERSITY OF INFORAMTION
TECHNOLOGY ENGINEERING AND MANAGEMENT
       SCIENCE’S QUETTA PAKISATN.
REGISTER ORGANIZATON
   A register is a very small amount of very fast memory that is
    built into the CPU (central processing unit) in order to speed
    up its operations by providing quick access to commonly used
    values.
   Registers are normally measured by the number of bits they
    can hold, for example, an 8-bit register or a 32-bit register.
TYPES OF REGISTERS:
 User-accessible registers
 Control/Status Register

 User-visible Registers

 General purpose Register

 Address register

 Status register

 Memory buffer register

 Memory data register

 Memory address register
INSTRUCTION CYCLE:
   An instruction cycle' (also called fetch-and-execute cycle,
    fetch-decode-execute cycle, and FDX) is the time period
    during which a computer processes a machine language
    instruction from its memory or the sequence of actions that the
    central processing unit (CPU) performs to execute each
    machine code instruction in a program.
   The name fetch-and-execute cycle is commonly used. The
    instruction must be fetched from main memory, and then
    executed by the CPU. This is fundamentally how a computer
    operates, with its CPU reading and executing a series of
    instructions written in its machine language. From this arise all
    functions of a computer familiar from the user's end.
   There are typically four stages of an instruction cycle that the CPU
    carries out:
   1) Fetching the Instruction.
   2) Decode the Instruction.
   3) “Read the effective address”.
   4) Execute the Instruction.
   The Cycle is Then repeated Again




    The MAR (Memory Address Register) holds the address of the location to or
    from which data are to be transferred. As can be seen from the figure above,
    the connection of the MAR to the main memory is one-way or unidirectional.
   The MDR (Memory Data Register) contains the data to be written or read
    out of the addressed location.
OPERATING STEPS:
OPERATING STEPS:
    1) PC is set to point to the first instruction of the program (the operating system
    loads the memory address of the first instruction).
    2) The contents of the PC are transferred to the MAR (which is automatically transmitted
    to the MM) and a Read signal is sent to the MM (Main Memory).
   3) The addressed word is read out of MM and loaded into the MDR.
   4) The contents of MDR are transferred to the IR. The instruction is ready to be decoded
    and executed.
   5) During execution, the contents of the PC are incremented or updated to point to the
    next instruction.
    Example:
            Enumerate the different steps needed to execute the machine instruction
THE END

Mais conteúdo relacionado

Mais procurados

Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)Sandesh Jonchhe
 
Input output organization
Input output organizationInput output organization
Input output organizationabdulugc
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control UnitKamal Acharya
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and DesignKamal Acharya
 
Memory management ppt coa
Memory management ppt coaMemory management ppt coa
Memory management ppt coaBharti Khemani
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modesRamaPrabha24
 
Memory organisation ppt final presentation
Memory organisation ppt final presentationMemory organisation ppt final presentation
Memory organisation ppt final presentationrockymani
 
Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Gaditek
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registersSanjeev Patel
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organizationMazin Alwaaly
 
Computer registers
Computer registersComputer registers
Computer registersDeepikaT13
 

Mais procurados (20)

Virtual memory
Virtual memory Virtual memory
Virtual memory
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
 
Input output organization
Input output organizationInput output organization
Input output organization
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Presentation1
Presentation1Presentation1
Presentation1
 
Memory management ppt coa
Memory management ppt coaMemory management ppt coa
Memory management ppt coa
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modes
 
Memory organisation ppt final presentation
Memory organisation ppt final presentationMemory organisation ppt final presentation
Memory organisation ppt final presentation
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
 
Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA)
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
cache memory
cache memorycache memory
cache memory
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
 
Computer architecture input output organization
Computer architecture input output organizationComputer architecture input output organization
Computer architecture input output organization
 
Computer registers
Computer registersComputer registers
Computer registers
 

Destaque

Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-busAnuj Modi
 
Introduction to CPU registers
Introduction to CPU registersIntroduction to CPU registers
Introduction to CPU registersMuhammad Waqas
 
bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)Siddhi Viradiya
 
What is CPU Register? Type of CPU Register.
What is CPU Register? Type of CPU Register.What is CPU Register? Type of CPU Register.
What is CPU Register? Type of CPU Register.Kapil Dev Das
 

Destaque (6)

Various type of register
Various type of registerVarious type of register
Various type of register
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
 
Introduction to CPU registers
Introduction to CPU registersIntroduction to CPU registers
Introduction to CPU registers
 
bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)
 
What is CPU Register? Type of CPU Register.
What is CPU Register? Type of CPU Register.What is CPU Register? Type of CPU Register.
What is CPU Register? Type of CPU Register.
 
Registers
RegistersRegisters
Registers
 

Semelhante a Register Organization and Instruction cycle

Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycleutsav_shah
 
instruction cycle
instruction cycle instruction cycle
instruction cycle faiqa saleem
 
cpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdfcpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdfBittuBaBa1
 
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdfaniyathikitchen
 
COMPUTER_ORGANIZATION (1).pptx
COMPUTER_ORGANIZATION (1).pptxCOMPUTER_ORGANIZATION (1).pptx
COMPUTER_ORGANIZATION (1).pptxnodov66591
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science educationInnocent Tauzeni
 
COMPUTER_ORGANIZATION.ppt
COMPUTER_ORGANIZATION.pptCOMPUTER_ORGANIZATION.ppt
COMPUTER_ORGANIZATION.pptAtul Kumar Rana
 
Computer Organization (1).pdf
Computer Organization (1).pdfComputer Organization (1).pdf
Computer Organization (1).pdfmysthicrious
 
Memory & the fetch decode-execute cycle
Memory & the fetch decode-execute cycleMemory & the fetch decode-execute cycle
Memory & the fetch decode-execute cyclechantellemallia
 
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdfPlease send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdfebrahimbadushata00
 
PROGRAMMABLE LOGIC CONTROLLER
PROGRAMMABLE LOGIC CONTROLLERPROGRAMMABLE LOGIC CONTROLLER
PROGRAMMABLE LOGIC CONTROLLERarunkumar6836
 
System Programming- Unit I
System Programming- Unit ISystem Programming- Unit I
System Programming- Unit ISaranya1702
 

Semelhante a Register Organization and Instruction cycle (20)

Instruction Execution Cycle
Instruction Execution CycleInstruction Execution Cycle
Instruction Execution Cycle
 
instruction cycle
instruction cycle instruction cycle
instruction cycle
 
Cpu organisation
Cpu organisationCpu organisation
Cpu organisation
 
cpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdfcpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdf
 
Cpu organisation
Cpu organisationCpu organisation
Cpu organisation
 
Intro to cao &store program
Intro to cao &store programIntro to cao &store program
Intro to cao &store program
 
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
1.CPU INSTRUCTION AND EXECUTION CYCLEThe primary function of the .pdf
 
Unit2fit
Unit2fitUnit2fit
Unit2fit
 
COMPUTER_ORGANIZATION (1).pptx
COMPUTER_ORGANIZATION (1).pptxCOMPUTER_ORGANIZATION (1).pptx
COMPUTER_ORGANIZATION (1).pptx
 
Bindura university of science education
Bindura university of science educationBindura university of science education
Bindura university of science education
 
COMPUTER_ORGANIZATION.ppt
COMPUTER_ORGANIZATION.pptCOMPUTER_ORGANIZATION.ppt
COMPUTER_ORGANIZATION.ppt
 
Computer Organization (1).pdf
Computer Organization (1).pdfComputer Organization (1).pdf
Computer Organization (1).pdf
 
Memory & the fetch decode-execute cycle
Memory & the fetch decode-execute cycleMemory & the fetch decode-execute cycle
Memory & the fetch decode-execute cycle
 
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdfPlease send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
 
PROGRAMMABLE LOGIC CONTROLLER
PROGRAMMABLE LOGIC CONTROLLERPROGRAMMABLE LOGIC CONTROLLER
PROGRAMMABLE LOGIC CONTROLLER
 
Co notes3 sem
Co notes3 semCo notes3 sem
Co notes3 sem
 
Microprocessor systems (4)
Microprocessor systems (4)Microprocessor systems (4)
Microprocessor systems (4)
 
Cpu
CpuCpu
Cpu
 
Chapter 8
Chapter 8Chapter 8
Chapter 8
 
System Programming- Unit I
System Programming- Unit ISystem Programming- Unit I
System Programming- Unit I
 

Último

4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptxmary850239
 
Integumentary System SMP B. Pharm Sem I.ppt
Integumentary System SMP B. Pharm Sem I.pptIntegumentary System SMP B. Pharm Sem I.ppt
Integumentary System SMP B. Pharm Sem I.pptshraddhaparab530
 
Measures of Position DECILES for ungrouped data
Measures of Position DECILES for ungrouped dataMeasures of Position DECILES for ungrouped data
Measures of Position DECILES for ungrouped dataBabyAnnMotar
 
Activity 2-unit 2-update 2024. English translation
Activity 2-unit 2-update 2024. English translationActivity 2-unit 2-update 2024. English translation
Activity 2-unit 2-update 2024. English translationRosabel UA
 
Expanded definition: technical and operational
Expanded definition: technical and operationalExpanded definition: technical and operational
Expanded definition: technical and operationalssuser3e220a
 
Presentation Activity 2. Unit 3 transv.pptx
Presentation Activity 2. Unit 3 transv.pptxPresentation Activity 2. Unit 3 transv.pptx
Presentation Activity 2. Unit 3 transv.pptxRosabel UA
 
ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4MiaBumagat1
 
4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptx4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptxmary850239
 
4.18.24 Movement Legacies, Reflection, and Review.pptx
4.18.24 Movement Legacies, Reflection, and Review.pptx4.18.24 Movement Legacies, Reflection, and Review.pptx
4.18.24 Movement Legacies, Reflection, and Review.pptxmary850239
 
Oppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and FilmOppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and FilmStan Meyer
 
Dust Of Snow By Robert Frost Class-X English CBSE
Dust Of Snow By Robert Frost Class-X English CBSEDust Of Snow By Robert Frost Class-X English CBSE
Dust Of Snow By Robert Frost Class-X English CBSEaurabinda banchhor
 
Textual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHSTextual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHSMae Pangan
 
MULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptx
MULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptxMULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptx
MULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptxAnupkumar Sharma
 
Active Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdfActive Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdfPatidar M
 
Q4-PPT-Music9_Lesson-1-Romantic-Opera.pptx
Q4-PPT-Music9_Lesson-1-Romantic-Opera.pptxQ4-PPT-Music9_Lesson-1-Romantic-Opera.pptx
Q4-PPT-Music9_Lesson-1-Romantic-Opera.pptxlancelewisportillo
 
Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Celine George
 
Transaction Management in Database Management System
Transaction Management in Database Management SystemTransaction Management in Database Management System
Transaction Management in Database Management SystemChristalin Nelson
 
EMBODO Lesson Plan Grade 9 Law of Sines.docx
EMBODO Lesson Plan Grade 9 Law of Sines.docxEMBODO Lesson Plan Grade 9 Law of Sines.docx
EMBODO Lesson Plan Grade 9 Law of Sines.docxElton John Embodo
 

Último (20)

LEFT_ON_C'N_ PRELIMS_EL_DORADO_2024.pptx
LEFT_ON_C'N_ PRELIMS_EL_DORADO_2024.pptxLEFT_ON_C'N_ PRELIMS_EL_DORADO_2024.pptx
LEFT_ON_C'N_ PRELIMS_EL_DORADO_2024.pptx
 
4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx
 
Integumentary System SMP B. Pharm Sem I.ppt
Integumentary System SMP B. Pharm Sem I.pptIntegumentary System SMP B. Pharm Sem I.ppt
Integumentary System SMP B. Pharm Sem I.ppt
 
Measures of Position DECILES for ungrouped data
Measures of Position DECILES for ungrouped dataMeasures of Position DECILES for ungrouped data
Measures of Position DECILES for ungrouped data
 
Activity 2-unit 2-update 2024. English translation
Activity 2-unit 2-update 2024. English translationActivity 2-unit 2-update 2024. English translation
Activity 2-unit 2-update 2024. English translation
 
Expanded definition: technical and operational
Expanded definition: technical and operationalExpanded definition: technical and operational
Expanded definition: technical and operational
 
Presentation Activity 2. Unit 3 transv.pptx
Presentation Activity 2. Unit 3 transv.pptxPresentation Activity 2. Unit 3 transv.pptx
Presentation Activity 2. Unit 3 transv.pptx
 
ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4
 
4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptx4.16.24 Poverty and Precarity--Desmond.pptx
4.16.24 Poverty and Precarity--Desmond.pptx
 
4.18.24 Movement Legacies, Reflection, and Review.pptx
4.18.24 Movement Legacies, Reflection, and Review.pptx4.18.24 Movement Legacies, Reflection, and Review.pptx
4.18.24 Movement Legacies, Reflection, and Review.pptx
 
Oppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and FilmOppenheimer Film Discussion for Philosophy and Film
Oppenheimer Film Discussion for Philosophy and Film
 
Dust Of Snow By Robert Frost Class-X English CBSE
Dust Of Snow By Robert Frost Class-X English CBSEDust Of Snow By Robert Frost Class-X English CBSE
Dust Of Snow By Robert Frost Class-X English CBSE
 
Textual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHSTextual Evidence in Reading and Writing of SHS
Textual Evidence in Reading and Writing of SHS
 
MULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptx
MULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptxMULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptx
MULTIDISCIPLINRY NATURE OF THE ENVIRONMENTAL STUDIES.pptx
 
Active Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdfActive Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdf
 
INCLUSIVE EDUCATION PRACTICES FOR TEACHERS AND TRAINERS.pptx
INCLUSIVE EDUCATION PRACTICES FOR TEACHERS AND TRAINERS.pptxINCLUSIVE EDUCATION PRACTICES FOR TEACHERS AND TRAINERS.pptx
INCLUSIVE EDUCATION PRACTICES FOR TEACHERS AND TRAINERS.pptx
 
Q4-PPT-Music9_Lesson-1-Romantic-Opera.pptx
Q4-PPT-Music9_Lesson-1-Romantic-Opera.pptxQ4-PPT-Music9_Lesson-1-Romantic-Opera.pptx
Q4-PPT-Music9_Lesson-1-Romantic-Opera.pptx
 
Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17
 
Transaction Management in Database Management System
Transaction Management in Database Management SystemTransaction Management in Database Management System
Transaction Management in Database Management System
 
EMBODO Lesson Plan Grade 9 Law of Sines.docx
EMBODO Lesson Plan Grade 9 Law of Sines.docxEMBODO Lesson Plan Grade 9 Law of Sines.docx
EMBODO Lesson Plan Grade 9 Law of Sines.docx
 

Register Organization and Instruction cycle

  • 1. PRESENTATION DE COMPUTER ARCHITECTURE Topic: Register Organization & Instruction Cycle
  • 2. MUHAMMAD AMEER MOHAVIA BS(ELECTRONICS ENGINEERING) BALOCHISTAN UNIVERSITY OF INFORAMTION TECHNOLOGY ENGINEERING AND MANAGEMENT SCIENCE’S QUETTA PAKISATN.
  • 3. REGISTER ORGANIZATON  A register is a very small amount of very fast memory that is built into the CPU (central processing unit) in order to speed up its operations by providing quick access to commonly used values.  Registers are normally measured by the number of bits they can hold, for example, an 8-bit register or a 32-bit register.
  • 4. TYPES OF REGISTERS:  User-accessible registers  Control/Status Register  User-visible Registers  General purpose Register  Address register  Status register  Memory buffer register  Memory data register  Memory address register
  • 5. INSTRUCTION CYCLE:  An instruction cycle' (also called fetch-and-execute cycle, fetch-decode-execute cycle, and FDX) is the time period during which a computer processes a machine language instruction from its memory or the sequence of actions that the central processing unit (CPU) performs to execute each machine code instruction in a program.
  • 6. The name fetch-and-execute cycle is commonly used. The instruction must be fetched from main memory, and then executed by the CPU. This is fundamentally how a computer operates, with its CPU reading and executing a series of instructions written in its machine language. From this arise all functions of a computer familiar from the user's end.  There are typically four stages of an instruction cycle that the CPU carries out:  1) Fetching the Instruction.  2) Decode the Instruction.  3) “Read the effective address”.  4) Execute the Instruction.
  • 7. The Cycle is Then repeated Again  The MAR (Memory Address Register) holds the address of the location to or from which data are to be transferred. As can be seen from the figure above, the connection of the MAR to the main memory is one-way or unidirectional.  The MDR (Memory Data Register) contains the data to be written or read out of the addressed location.
  • 9. OPERATING STEPS:  1) PC is set to point to the first instruction of the program (the operating system loads the memory address of the first instruction).  2) The contents of the PC are transferred to the MAR (which is automatically transmitted to the MM) and a Read signal is sent to the MM (Main Memory).  3) The addressed word is read out of MM and loaded into the MDR.  4) The contents of MDR are transferred to the IR. The instruction is ready to be decoded and executed.  5) During execution, the contents of the PC are incremented or updated to point to the next instruction. Example: Enumerate the different steps needed to execute the machine instruction