SlideShare uma empresa Scribd logo
1 de 27
Gandhinagar Institute of
Technology
Topic : “Design half ,full Adder and Subtractor ”.
Guided by: Prof. Jatin Chakravarti
Digital Electronics()
Active Learning Assignment
Prepared by : Yash Balani (150120116003)
Yogesh Balani (150120116004)
Jaimin Darji (150120116013)
Branch : IT
Division : A(A1)
Index
 Adder
 Half adder
 Full adder
 Subtractor
 Half Subtractor
 Full Subtractor
Adder
 An adder is a digital logic circuit in electronics that implements addition of numbers.
 In many computers and other kinds of processors, adders are used not only in
the arithmetic logic units, but also in other parts of the processor, where they are used to
calculate addresses, increment and decrement operators, and similar operations.
 Adders are classified into two types: 1)half adder.
2) full adder.
Let us first take a look at the addition of single bits.
 0+0 = 0
 0+1 = 1
 1+0 = 1
 1+1 =10 (i.e. 1+1=0 with carry = 1)
Half Adder
 The half adder adds two single binary digits A and B.
 It has two outputs, sum (S) and carry (C).
 The carry signal represents an overflow into the next digit of a multi-digit addition.
Truth Table
INPUTS OUTPUTS
A B SUM CARRY
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
Solving truth table using K-map
Analysing results
 No of inputs = 2
 No of outputs = 2
 Inputs are A , B.
 Outputs are Sum , Carry.
 Sum can be obtained using XOR logic gate.
 Carry can be obtained using AND logic gate.
Designing circuit
Full Adder
 A full adder adds binary numbers and accounts for values carried in as well as out.
 The main difference between a half-adder and a full-adder is that the full-adder has three
inputs and two outputs.
 A one-bit full adder adds three one-bit numbers, often written as A, B, and Cin.
 It has two outputs, sum (S) and carry (Cout).
Truth Table
INPUTS OUTPUTS
A B CIN COUT Sum
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1
Solving Truth Table using K-Map
Analysing results
 No of inputs = 3
 No of outputs = 2
 Inputs are A , B, Cin.
 Outputs are Sum , Cout.
Designing circuit
Subtractor
 An Subtractor is a digital logic circuit in electronics that implements subtraction of
numbers.
 In many computers and other kinds of processors, Subtractor are used not only in
the arithmetic logic units, but also in other parts of the processor, where they are used to
calculate addresses, increment and decrement operators, and similar operations.
 Substractor are classified into two types: 1)half Subtractor.
2) full Subtractor.
Let us first take a look at the subtraction of single bits.
 0-0 = 0
 0-1 = 11 (i.e. 0-1 = 1 with borrow = 1)
 1-0 = 1
 1-1 = 0
Half Subtractor
 The half Subtractor subtracts two single binary digits A and B.
 It has two outputs, Difference (D) and borrow (B).
 The borrow signal represents an overflow into the next digit of a multi-digit subtraction.
Truth Table
INPUTS OUTPUTS
A B DIFF BORROW
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0
Solving truth table using K-map
Borrow = Ā.B Difference = A ⊕ B
Analysing results
 No of inputs = 2
 No of outputs = 2
 Inputs are A , B.
 Outputs are Difference , Borrow.
 Difference can be obtained using XOR logic gate.
 Borrow can be obtained using NOT and AND logic gate.
Designing circuit
Full Subtractor
 A full Subtractor subtracts binary numbers and accounts for values borrowed in as well as
out.
 The main difference between a half- Subtractor and a full- Subtractor is that the full-
Subtractor has three inputs and two outputs.
 A one-bit full Subtractor subtracts three one-bit numbers, often written as A, B, and Bin.
 It has two outputs, Difference (D) and borrow (B).
Truth Table
INPUTS OUTPUTS
A B BIN BOUT Difference
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 1 0
1 0 0 0 1
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1
Solving Truth Table using K-Map
Analysing results
 No of inputs = 3
 No of outputs = 2
 Inputs are A , B, Bin.
 Outputs are Difference , Bout.
Designing circuit
Thank you.

Mais conteúdo relacionado

Mais procurados (20)

Binary multipliers
Binary multipliersBinary multipliers
Binary multipliers
 
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
 
Subtractor
SubtractorSubtractor
Subtractor
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Signed Binary Numbers
Signed Binary NumbersSigned Binary Numbers
Signed Binary Numbers
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Half Adder and Full Adder
Half Adder and Full AdderHalf Adder and Full Adder
Half Adder and Full Adder
 
Subtractor (1)
Subtractor (1)Subtractor (1)
Subtractor (1)
 
BCD ADDER
BCD ADDER BCD ADDER
BCD ADDER
 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
 
Encoder & Decoder
Encoder & DecoderEncoder & Decoder
Encoder & Decoder
 
Weighted and Non Weighted Codes
Weighted and Non Weighted CodesWeighted and Non Weighted Codes
Weighted and Non Weighted Codes
 
Adder and subtrctor DLD
Adder and subtrctor  DLDAdder and subtrctor  DLD
Adder and subtrctor DLD
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
Parity generator & checker
Parity generator & checkerParity generator & checker
Parity generator & checker
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 
Bcd
BcdBcd
Bcd
 
What is Adder-Half and Full Adder
What is Adder-Half and Full AdderWhat is Adder-Half and Full Adder
What is Adder-Half and Full Adder
 

Destaque

Destaque (8)

CS50 Лекція 0-1
CS50 Лекція 0-1CS50 Лекція 0-1
CS50 Лекція 0-1
 
8.flip flops and registers
8.flip flops and registers8.flip flops and registers
8.flip flops and registers
 
Presentation on Flip Flop
Presentation  on Flip FlopPresentation  on Flip Flop
Presentation on Flip Flop
 
Half adder and full adder
Half adder and full adderHalf adder and full adder
Half adder and full adder
 
Registers
RegistersRegisters
Registers
 
Flipflop
FlipflopFlipflop
Flipflop
 
Operational Amplifier (OpAmp)
Operational Amplifier (OpAmp)Operational Amplifier (OpAmp)
Operational Amplifier (OpAmp)
 
Op amp(operational amplifier)
Op amp(operational amplifier)Op amp(operational amplifier)
Op amp(operational amplifier)
 

Semelhante a Design half ,full Adder and Subtractor

Semelhante a Design half ,full Adder and Subtractor (20)

Half & Full Adder
Half &  Full AdderHalf &  Full Adder
Half & Full Adder
 
Lecturer mid.ppt
Lecturer mid.pptLecturer mid.ppt
Lecturer mid.ppt
 
Half Adder_Digital logic_
Half Adder_Digital logic_Half Adder_Digital logic_
Half Adder_Digital logic_
 
Half Adder & Full Adder
Half Adder & Full AdderHalf Adder & Full Adder
Half Adder & Full Adder
 
Half adder and full adder
Half adder and full adderHalf adder and full adder
Half adder and full adder
 
logical circuits substractors
logical circuits substractors logical circuits substractors
logical circuits substractors
 
Juthi
JuthiJuthi
Juthi
 
full subtractor
full subtractorfull subtractor
full subtractor
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Computer Architechture and microprocesssors
Computer Architechture and microprocesssors Computer Architechture and microprocesssors
Computer Architechture and microprocesssors
 
ADDER1.pptx
ADDER1.pptxADDER1.pptx
ADDER1.pptx
 
Adders(half aders and full adder with explanation , truth table and circuit d...
Adders(half aders and full adder with explanation , truth table and circuit d...Adders(half aders and full adder with explanation , truth table and circuit d...
Adders(half aders and full adder with explanation , truth table and circuit d...
 
Half adder and full adder | Digital electronics | engineering
Half adder  and full adder | Digital electronics | engineeringHalf adder  and full adder | Digital electronics | engineering
Half adder and full adder | Digital electronics | engineering
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
Zah architecture 123
Zah architecture 123Zah architecture 123
Zah architecture 123
 
Lect 1 unit 2.pdf
Lect 1 unit 2.pdfLect 1 unit 2.pdf
Lect 1 unit 2.pdf
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx18CSC203J_COA_Unit 2 final.pptx
18CSC203J_COA_Unit 2 final.pptx
 
Adder and Subtractor
Adder and SubtractorAdder and Subtractor
Adder and Subtractor
 

Último

8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitterShivangiSharma879191
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm Systemirfanmechengr
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerAnamika Sarkar
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHC Sai Kiran
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfAsst.prof M.Gokilavani
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024hassan khalil
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptMadan Karki
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile servicerehmti665
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxKartikeyaDwivedi3
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsSachinPawar510423
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...Chandu841456
 

Último (20)

8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter8251 universal synchronous asynchronous receiver transmitter
8251 universal synchronous asynchronous receiver transmitter
 
Class 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm SystemClass 1 | NFPA 72 | Overview Fire Alarm System
Class 1 | NFPA 72 | Overview Fire Alarm System
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdfCCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
CCS355 Neural Network & Deep Learning UNIT III notes and Question bank .pdf
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
 
Indian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.pptIndian Dairy Industry Present Status and.ppt
Indian Dairy Industry Present Status and.ppt
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
 
Concrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptxConcrete Mix Design - IS 10262-2019 - .pptx
Concrete Mix Design - IS 10262-2019 - .pptx
 
Vishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documentsVishratwadi & Ghorpadi Bridge Tender documents
Vishratwadi & Ghorpadi Bridge Tender documents
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...
 

Design half ,full Adder and Subtractor

  • 1. Gandhinagar Institute of Technology Topic : “Design half ,full Adder and Subtractor ”. Guided by: Prof. Jatin Chakravarti Digital Electronics() Active Learning Assignment Prepared by : Yash Balani (150120116003) Yogesh Balani (150120116004) Jaimin Darji (150120116013) Branch : IT Division : A(A1)
  • 2. Index  Adder  Half adder  Full adder  Subtractor  Half Subtractor  Full Subtractor
  • 3. Adder  An adder is a digital logic circuit in electronics that implements addition of numbers.  In many computers and other kinds of processors, adders are used not only in the arithmetic logic units, but also in other parts of the processor, where they are used to calculate addresses, increment and decrement operators, and similar operations.  Adders are classified into two types: 1)half adder. 2) full adder.
  • 4. Let us first take a look at the addition of single bits.  0+0 = 0  0+1 = 1  1+0 = 1  1+1 =10 (i.e. 1+1=0 with carry = 1)
  • 5. Half Adder  The half adder adds two single binary digits A and B.  It has two outputs, sum (S) and carry (C).  The carry signal represents an overflow into the next digit of a multi-digit addition.
  • 6. Truth Table INPUTS OUTPUTS A B SUM CARRY 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1
  • 7. Solving truth table using K-map
  • 8. Analysing results  No of inputs = 2  No of outputs = 2  Inputs are A , B.  Outputs are Sum , Carry.  Sum can be obtained using XOR logic gate.  Carry can be obtained using AND logic gate.
  • 10. Full Adder  A full adder adds binary numbers and accounts for values carried in as well as out.  The main difference between a half-adder and a full-adder is that the full-adder has three inputs and two outputs.  A one-bit full adder adds three one-bit numbers, often written as A, B, and Cin.  It has two outputs, sum (S) and carry (Cout).
  • 11. Truth Table INPUTS OUTPUTS A B CIN COUT Sum 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1
  • 12. Solving Truth Table using K-Map
  • 13. Analysing results  No of inputs = 3  No of outputs = 2  Inputs are A , B, Cin.  Outputs are Sum , Cout.
  • 15. Subtractor  An Subtractor is a digital logic circuit in electronics that implements subtraction of numbers.  In many computers and other kinds of processors, Subtractor are used not only in the arithmetic logic units, but also in other parts of the processor, where they are used to calculate addresses, increment and decrement operators, and similar operations.  Substractor are classified into two types: 1)half Subtractor. 2) full Subtractor.
  • 16. Let us first take a look at the subtraction of single bits.  0-0 = 0  0-1 = 11 (i.e. 0-1 = 1 with borrow = 1)  1-0 = 1  1-1 = 0
  • 17. Half Subtractor  The half Subtractor subtracts two single binary digits A and B.  It has two outputs, Difference (D) and borrow (B).  The borrow signal represents an overflow into the next digit of a multi-digit subtraction.
  • 18. Truth Table INPUTS OUTPUTS A B DIFF BORROW 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 0
  • 19. Solving truth table using K-map Borrow = Ā.B Difference = A ⊕ B
  • 20. Analysing results  No of inputs = 2  No of outputs = 2  Inputs are A , B.  Outputs are Difference , Borrow.  Difference can be obtained using XOR logic gate.  Borrow can be obtained using NOT and AND logic gate.
  • 22. Full Subtractor  A full Subtractor subtracts binary numbers and accounts for values borrowed in as well as out.  The main difference between a half- Subtractor and a full- Subtractor is that the full- Subtractor has three inputs and two outputs.  A one-bit full Subtractor subtracts three one-bit numbers, often written as A, B, and Bin.  It has two outputs, Difference (D) and borrow (B).
  • 23. Truth Table INPUTS OUTPUTS A B BIN BOUT Difference 0 0 0 0 0 0 0 1 1 1 0 1 0 1 1 0 1 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 0 0 1 1 1 1 1
  • 24. Solving Truth Table using K-Map
  • 25. Analysing results  No of inputs = 3  No of outputs = 2  Inputs are A , B, Bin.  Outputs are Difference , Bout.