SlideShare a Scribd company logo
1 of 35
Download to read offline
Politecnico di Milano
Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB)
Hardware Acceleration of
Computational Fluid Dynamics
Simulations in an Oxygenator
Introduction and State of the Art
Chiara Gatti
chiara1.gatti@mail.polimi.it
B3Lab, May 4th 2016
Guido Lanfranchi
guido2.lanfranchi@mail.polimi.it
HAMSproject
2
The context
Wojchiec Zasina and Philip Hogeboom (from the Noun Project)
Cardiac Surgery
When we need to operate
the patient’s hearth,
but
we can’t stop the
circulation for too long...
3
Extra-Corporeal Circulation
(ECC)
www.medici-italia.com
The context
1) Venous blood picked up from the
caval veins
2) Blood treatment (heating,
oxygenation, ...)
3) Treated blood re-inserted into
arterial system
4
www.medici-italia.com
The context
OXYGENATOR
Extra-Corporeal Circulation
(ECC)
5
Oxygenator
www.lookfordiagnosis.com
● THE FUNCTION
Replicate the lungs’ task:
- pick up CO2 from blood
- put O2 into blood
6
Oxygenator
www.perfusione.net
● THE FUNCTION
Replicate the lungs’ task:
- pick up CO2 from blood
- put O2 into blood
● HOW IT IS MADE
Many different
membranes rolled up
concentrically
→ porous system
7
Oxygenator
www.perfusione.net
In order to optimize
the design
Need to know blood
behaviour
CFD simulations
8
Fluid dynamics can be studied through:
Oxygenator
FEM
(Finite Element
Method)
Lumped
parameters
model
9
Oxygenator
FEM
(Finite Element
Method)
Fluid dynamics can be studied through:
fast and accurate
but
complex and expensive
Lumped
parameters
model
10
Oxygenator
FEM
(Finite Element
Method)
Fluid dynamics can be studied through:
fast and accurate
but
complex and expensive
Lumped
parameters
model
easy and low-cost
but
trade-off time vs accuracy
11
Oxygenator
FEM
(Finite Element
Method)
Fluid dynamics can be studied through:
fast and accurate
but
complex and expensive
Lumped
parameters
model
the linear system generated by
the model is solved through
matrix inversion
12
Oxygenator
FEM
(Finite Element
Method)
Fluid dynamics can be studied through:
fast and accurate
but
complex and expensive
Lumped
parameters
model
implementation in MATLAB
(versatile, easy-to-use, widespread)
13
The problem
https://thenounproject.com/
If only MATLAB simulations
could take less time...
14
The idea
https://thenounproject.com/
If only MATLAB simulations
could take less time...
HARDWARE
ACCELERATION
15
The device
FPGAs  Speedup wrt common
processors
 Low power requirements
 Programmability
 Affordable costs
16
Our goal
Study an oxygenator for ECC through a lumped
parameters model in MATLAB and accelerate the
simulation by means of an FPGA-based system
17
Our goal
Study an oxygenator for ECC through a lumped
parameters model in MATLAB and accelerate the
simulation by means of an FPGA-based system
18
Our goal
Study an oxygenator for ECC through a lumped
parameters model in MATLAB and accelerate the
simulation by means of an FPGA-based system
Lumped
parameters
model
19
Our goal
Study an oxygenator for ECC through a lumped
parameters model in MATLAB and accelerate the
simulation by means of an FPGA-based system
Lumped
parameters
model
20
Our goal
Study an oxygenator for ECC through a lumped
parameters model in MATLAB and accelerate the
simulation by means of an FPGA-based system
Lumped
parameters
model
21
State of the
Art
Matlab HDL Coder HW matrix inversion
22
State of the
Art
- Matrices can not be
passed directly as I/O (but
can be managed internally)
- Requires HW-adapted
algorithms (eg. CORDIC)
Matlab HDL Coder HW matrix inversion
23
State of the
Art
- Matrices can not be
passed directly as I/O (but
can be managed internally)
- Requires HW-adapted
algorithms (eg. CORDIC)
 NOT TRIVIAL
Matlab HDL Coder HW matrix inversion
24
State of the
Art
Algorithms
Applicative
domains
Matlab HDL Coder HW matrix inversion
25
Applicative domains
26
Algorithms
SVD method°Greville’s algorithm
Full rank QR
factorization
Moore-Penrose Pseudo Inverse*
* Corrieu P, «Fast Computation of Moore-Penrose Inverse Matrices», Neural Information Processing, 2005
27
SVD method°Greville’s algorithm
Full rank QR
factorization
Moore-Penrose Pseudo Inverse*
Let be A = U*∑*V’  then pinv(A) = V*pinv(∑)*U’
Very accurate method
But
Time consuming for large matrices
(because of SVD)
* Corrieu P, «Fast Computation of Moore-Penrose Inverse Matrices», Neural Information Processing, 2005
Algorithms
28
SVD method°Greville’s algorithm
Full rank QR
factorization
° Rahmati et al, “FPGA Based Singular Value Decomposition for Image Processing Applications ”, 2008
QR algorithm
Computationally efficient
Hemkumar, "A systolic VLSI architecture
for complex SVD", 1992
Jacobi method
More accurate, parallelism
Luk, Park, "A proof of convergence for two
parallel Jacobi SVD algorithms", 2002
Moore-Penrose Pseudo Inverse*
Algorithms
29
Singular Value Matlab* FPGA % error
σ1 2.6603 2.7500 3.3718
σ2 2.3113 2.3125 0.0519
Elapsed Time 2.7141 s 24.3143 ms
SVD Computation of a 32x127 Matrix: this table shows the corresponding
singular values with the minimum and maximum estimation errors for the
case of a 32 x 127 matrix. This table also shows the elapsed time for the
software and hardware implementations.
*Matlab 7.3.0.267 utilizing 2.4GHz Intel Core Duo Processor
“Reconfigurable FPGA-Based Unit for Singular Value Decomposition
of Large m x n Matrices”, Ledesma-Carrillo et al., 2011
Some results
30
Matlab HDL coder HW matrix inversion
Our contribution
vs vs
31
Matlab HDL coder HW matrix inversion
Our contribution
vs
Managing of the whole
interface
 It is not needed to write
HDL-friendly Matlab code
(only function)
32
Matlab HDL coder HW matrix inversion
Our contribution
vs
Management of larger matrices
(up to 8000x8000)
33
Matlab HDL coder HW matrix inversion
Our contribution
vs
Management of larger matrices
(up to 8000x8000)
through
i) strong parallelism
ii) streaming in data transfer
iii) Xilinx Virtex 7 VC707
34
QUESTIONS?
Contact us!
HAMSproject
hams.necst@gmail.com
chiara1.gatti@mail.polimi.it
guido2.lanfranchi@mail.polimi.it
www.facebook.com/hams.project
https://twitter.com/HAMS_project
http://www.slideshare.net/HAMSproject
35
References
[1] Wang et al, “A CORDIC-Based Dynamically Reconfigurable FPGA Architecture for Signal Processing Algorithms”, 2008
[2] Burian et al, “A Fixed-Point Implementation of Matrix Inversion Using Cholesky Decomposition”, 2004
[3] Bigdeli et al, “A New Pipelined Systolic Array-Based Architecture for Matri Inversion in FPGAs with Kalman Filter Case Study”, 2005
[4] Edmann et al, “A Scalable Pipelined Complex Valued Matrix Inversion Architecture”, 2005
[5] Garcia et al, “A Suitable FPGA Implementation of Floating-Point Matrix Inversion Based on Gauss-Jordan Elimination», 2011
[6] Ahmedsaid et al, “Accelerating SVD on Reconfigurable Hardware for Image Denoising”, 2004
[7] Kumar et al, “An Approach to Design a Matrix Inversion HW Module using FPGA”, 2014
[8] Irturk et al, “An Efficient FPGA Implementation of Scalable Matrix Inversion Core usign QR Decomposition”, 2009
[9] Norton et al, “An Evaluation of the Xilinx Virtex-4 FPGA for On-Board Processin in an Advanced Imaging System”, 2009
[10] Irturk et al, “An FPGA Design Space Exploration Tool for Matrix Inversion Archiectures”, 2008
[11] Ma et al, “An FPGA-based Singular Value Decomposition Processor ”, 2006
[12] Wu et al, “Approximate Matrix Inversion for High-Throughput Data Detection in the Large-Scale MIMO Uplink ”, 2013
[13] Irturk et al, “Automatic Generation of Decomposition based Matrix Inversion Architectures ”, 2008
[14] Szekowka et al, “CORDIC and SVD Implementation in Digital Hardware ”, 2010
[15] Sergiyenko et al, “Error-Free Computation of Inverse Matrices in FPGA ”, 2013
[16] Rahmati et al, “FPGA Based Singular Value Decomposition for Image Processing Applications ”, 2008
[17] Grammenos et al, “FPGA Design of a Truncated SVD Based Receiver for the detection of SEFDM Signals ”, 2011
[18] Karkooti et al, “FPGA Implementation of Matrix Inversion Using QRD-RLS Algorithm”, 2005
[19] Blace et al, “High level Prototyping and FPGA Implementation of the Orthogonal Matching Pursuit Algorithm ”, 2012
[20] Ahmedsaid et al, “Improved SVD Systolic Array and Implementation on FPGA”, 2003
[21] S. Hu and Q. Yan, “Inversion of Vandermonde Matrices in FPGAs ”, 2004
[22] Ohta et al, “Matrix Decomposition Suitable for FPGA Implementation of N-continuous OFDM ”, 2014
[23] Chisty et al, “Matrix Inversion Using QR Decomposition by Parabolic Synthesis ”, 2012
[24] Ma et al, “QR Decomposition-Based Matrix Inversion for High Embedded MIMO Receivers ”, 2011
[25] Wernke et al, “Real-Time Data Processing for an Advanced Imaging System Using the Xilinx Virtex-5 FPGA ”, 2009
[26] Ledesma-Carrillo et al, “Reconfigurable FPGA-Based Unit for Singular Value Decomposition of Large mxn Matrices ”, 2011
[27] Wang et al, “Singular Value Decomposition Hardware for MIMO - State of the Art and Custom Design ”, 2010

More Related Content

What's hot

Fpga based artificial neural network
Fpga based artificial neural networkFpga based artificial neural network
Fpga based artificial neural networkHoopeer Hoopeer
 
Performance Analysis of Proposed Full Adder Cell at Submicron Technologies
Performance Analysis of Proposed Full Adder Cell at Submicron TechnologiesPerformance Analysis of Proposed Full Adder Cell at Submicron Technologies
Performance Analysis of Proposed Full Adder Cell at Submicron TechnologiesIJMTST Journal
 
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...ISA Interchange
 
TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...
TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...
TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...chiportal
 
Using FPGA Design and HIL Algorithm Simulation to Control Visual Servoing
Using FPGA Design and HIL Algorithm Simulation to Control Visual ServoingUsing FPGA Design and HIL Algorithm Simulation to Control Visual Servoing
Using FPGA Design and HIL Algorithm Simulation to Control Visual ServoingIJAAS Team
 
IRJET- Survey on Adaptive Routing Algorithms
IRJET- Survey on Adaptive Routing AlgorithmsIRJET- Survey on Adaptive Routing Algorithms
IRJET- Survey on Adaptive Routing AlgorithmsIRJET Journal
 
FPGA in outer space
FPGA in outer spaceFPGA in outer space
FPGA in outer spaceAgradeepSett
 
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery UnitIRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery UnitIRJET Journal
 

What's hot (13)

Sai Dheeraj_Resume
Sai Dheeraj_ResumeSai Dheeraj_Resume
Sai Dheeraj_Resume
 
Fpga based artificial neural network
Fpga based artificial neural networkFpga based artificial neural network
Fpga based artificial neural network
 
Performance Analysis of Proposed Full Adder Cell at Submicron Technologies
Performance Analysis of Proposed Full Adder Cell at Submicron TechnologiesPerformance Analysis of Proposed Full Adder Cell at Submicron Technologies
Performance Analysis of Proposed Full Adder Cell at Submicron Technologies
 
Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...Programmable logic controller performance enhancement by field programmable g...
Programmable logic controller performance enhancement by field programmable g...
 
TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...
TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...
TRACK F: OpenCL for ALTERA FPGAs, Accelerating performance and design product...
 
Using FPGA Design and HIL Algorithm Simulation to Control Visual Servoing
Using FPGA Design and HIL Algorithm Simulation to Control Visual ServoingUsing FPGA Design and HIL Algorithm Simulation to Control Visual Servoing
Using FPGA Design and HIL Algorithm Simulation to Control Visual Servoing
 
K0445660
K0445660K0445660
K0445660
 
IRJET- Survey on Adaptive Routing Algorithms
IRJET- Survey on Adaptive Routing AlgorithmsIRJET- Survey on Adaptive Routing Algorithms
IRJET- Survey on Adaptive Routing Algorithms
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
 
FPGA in outer space
FPGA in outer spaceFPGA in outer space
FPGA in outer space
 
IRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery UnitIRJET - A Speculative Approximate Adder for Error Recovery Unit
IRJET - A Speculative Approximate Adder for Error Recovery Unit
 
MATLAB and HDF-EOS
MATLAB and HDF-EOSMATLAB and HDF-EOS
MATLAB and HDF-EOS
 
Fpga101
Fpga101Fpga101
Fpga101
 

Similar to Hardware Acceleration of Computional Fluid Dynamics SImulations in an Oxygenator - Part 1

Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners Ravi Sony
 
Short.course.introduction.to.vhdl
Short.course.introduction.to.vhdlShort.course.introduction.to.vhdl
Short.course.introduction.to.vhdlRavi Sony
 
OPAL-RT and ANSYS - HIL simulation
OPAL-RT and ANSYS - HIL simulationOPAL-RT and ANSYS - HIL simulation
OPAL-RT and ANSYS - HIL simulationOPAL-RT TECHNOLOGIES
 
Programmable Exascale Supercomputer
Programmable Exascale SupercomputerProgrammable Exascale Supercomputer
Programmable Exascale SupercomputerSagar Dolas
 
The Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging SystemThe Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging SystemMelissa Luster
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsROHIT89352
 
byteLAKE's Alveo FPGA Solutions
byteLAKE's Alveo FPGA SolutionsbyteLAKE's Alveo FPGA Solutions
byteLAKE's Alveo FPGA SolutionsbyteLAKE
 
186 devlin p-poster(2)
186 devlin p-poster(2)186 devlin p-poster(2)
186 devlin p-poster(2)vaidehi87
 
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)IJERD Editor
 
Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...VLSICS Design
 
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...IRJET Journal
 
GCD-FPGA-Based-DesignE
GCD-FPGA-Based-DesignEGCD-FPGA-Based-DesignE
GCD-FPGA-Based-DesignEIbrahim Hejab
 
The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)theijes
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
 

Similar to Hardware Acceleration of Computional Fluid Dynamics SImulations in an Oxygenator - Part 1 (20)

imagefiltervhdl.pptx
imagefiltervhdl.pptximagefiltervhdl.pptx
imagefiltervhdl.pptx
 
Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners Short.course.introduction.to.vhdl for beginners
Short.course.introduction.to.vhdl for beginners
 
nikhil.pptx
nikhil.pptxnikhil.pptx
nikhil.pptx
 
Design of mechatronics systems
Design of mechatronics systemsDesign of mechatronics systems
Design of mechatronics systems
 
Short.course.introduction.to.vhdl
Short.course.introduction.to.vhdlShort.course.introduction.to.vhdl
Short.course.introduction.to.vhdl
 
B.Tech VLSI projects list
B.Tech VLSI projects listB.Tech VLSI projects list
B.Tech VLSI projects list
 
OPAL-RT and ANSYS - HIL simulation
OPAL-RT and ANSYS - HIL simulationOPAL-RT and ANSYS - HIL simulation
OPAL-RT and ANSYS - HIL simulation
 
Programmable Exascale Supercomputer
Programmable Exascale SupercomputerProgrammable Exascale Supercomputer
Programmable Exascale Supercomputer
 
The Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging SystemThe Principle Of Ultrasound Imaging System
The Principle Of Ultrasound Imaging System
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applications
 
byteLAKE's Alveo FPGA Solutions
byteLAKE's Alveo FPGA SolutionsbyteLAKE's Alveo FPGA Solutions
byteLAKE's Alveo FPGA Solutions
 
186 devlin p-poster(2)
186 devlin p-poster(2)186 devlin p-poster(2)
186 devlin p-poster(2)
 
International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)International Journal of Engineering Research and Development (IJERD)
International Journal of Engineering Research and Development (IJERD)
 
VLSI GDI Technology
VLSI GDI TechnologyVLSI GDI Technology
VLSI GDI Technology
 
Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...Fpga based efficient multiplier for image processing applications using recur...
Fpga based efficient multiplier for image processing applications using recur...
 
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
IRJET- A Review- FPGA based Architectures for Image Capturing Consequently Pr...
 
MIMO Testbed presentation (DSPeR'2005)
MIMO Testbed presentation (DSPeR'2005)MIMO Testbed presentation (DSPeR'2005)
MIMO Testbed presentation (DSPeR'2005)
 
GCD-FPGA-Based-DesignE
GCD-FPGA-Based-DesignEGCD-FPGA-Based-DesignE
GCD-FPGA-Based-DesignE
 
The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
 

More from HAMSproject

Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...
Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...
Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...HAMSproject
 
06 - HAMS implementation
06 - HAMS implementation06 - HAMS implementation
06 - HAMS implementationHAMSproject
 
Methods and implementation @ HAMS
Methods and implementation @ HAMSMethods and implementation @ HAMS
Methods and implementation @ HAMSHAMSproject
 
05. HAMS - Market analysis
05. HAMS - Market analysis05. HAMS - Market analysis
05. HAMS - Market analysisHAMSproject
 
Weekly update @ 2016.05.16
Weekly update @ 2016.05.16Weekly update @ 2016.05.16
Weekly update @ 2016.05.16HAMSproject
 
Weekly update @ 10.05.2016
Weekly update @ 10.05.2016Weekly update @ 10.05.2016
Weekly update @ 10.05.2016HAMSproject
 
HAMS weekly update @ 2016.04.29
HAMS weekly update @ 2016.04.29HAMS weekly update @ 2016.04.29
HAMS weekly update @ 2016.04.29HAMSproject
 
04. HAMS - Team Presentation
04. HAMS - Team Presentation04. HAMS - Team Presentation
04. HAMS - Team PresentationHAMSproject
 
HAMS - Weekly Update @ April 14th, 2016
HAMS - Weekly Update @ April 14th, 2016HAMS - Weekly Update @ April 14th, 2016
HAMS - Weekly Update @ April 14th, 2016HAMSproject
 
03. HAMS - Project Scheduling
03. HAMS - Project Scheduling03. HAMS - Project Scheduling
03. HAMS - Project SchedulingHAMSproject
 
02. HAMS - FPGAs because...
02. HAMS - FPGAs because...02. HAMS - FPGAs because...
02. HAMS - FPGAs because...HAMSproject
 
01. HAMS - Introduction
01. HAMS - Introduction01. HAMS - Introduction
01. HAMS - IntroductionHAMSproject
 
HAMS - Product and Prototype
HAMS - Product and PrototypeHAMS - Product and Prototype
HAMS - Product and PrototypeHAMSproject
 

More from HAMSproject (13)

Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...
Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...
Hardware Acceleration of Computional Fluid Dynamics Simulations in an Oxygena...
 
06 - HAMS implementation
06 - HAMS implementation06 - HAMS implementation
06 - HAMS implementation
 
Methods and implementation @ HAMS
Methods and implementation @ HAMSMethods and implementation @ HAMS
Methods and implementation @ HAMS
 
05. HAMS - Market analysis
05. HAMS - Market analysis05. HAMS - Market analysis
05. HAMS - Market analysis
 
Weekly update @ 2016.05.16
Weekly update @ 2016.05.16Weekly update @ 2016.05.16
Weekly update @ 2016.05.16
 
Weekly update @ 10.05.2016
Weekly update @ 10.05.2016Weekly update @ 10.05.2016
Weekly update @ 10.05.2016
 
HAMS weekly update @ 2016.04.29
HAMS weekly update @ 2016.04.29HAMS weekly update @ 2016.04.29
HAMS weekly update @ 2016.04.29
 
04. HAMS - Team Presentation
04. HAMS - Team Presentation04. HAMS - Team Presentation
04. HAMS - Team Presentation
 
HAMS - Weekly Update @ April 14th, 2016
HAMS - Weekly Update @ April 14th, 2016HAMS - Weekly Update @ April 14th, 2016
HAMS - Weekly Update @ April 14th, 2016
 
03. HAMS - Project Scheduling
03. HAMS - Project Scheduling03. HAMS - Project Scheduling
03. HAMS - Project Scheduling
 
02. HAMS - FPGAs because...
02. HAMS - FPGAs because...02. HAMS - FPGAs because...
02. HAMS - FPGAs because...
 
01. HAMS - Introduction
01. HAMS - Introduction01. HAMS - Introduction
01. HAMS - Introduction
 
HAMS - Product and Prototype
HAMS - Product and PrototypeHAMS - Product and Prototype
HAMS - Product and Prototype
 

Recently uploaded

定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一
定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一
定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一ss ss
 
1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degree
1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degree1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degree
1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degreeyuu sss
 
萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程1k98h0e1
 
Dubai Call Girls O525547819 Spring Break Fast Call Girls Dubai
Dubai Call Girls O525547819 Spring Break Fast Call Girls DubaiDubai Call Girls O525547819 Spring Break Fast Call Girls Dubai
Dubai Call Girls O525547819 Spring Break Fast Call Girls Dubaikojalkojal131
 
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCRReal Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCRdollysharma2066
 
毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...
毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...
毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...ttt fff
 
Beautiful Sapna Call Girls CP 9711199012 ☎ Call /Whatsapps
Beautiful Sapna Call Girls CP 9711199012 ☎ Call /WhatsappsBeautiful Sapna Call Girls CP 9711199012 ☎ Call /Whatsapps
Beautiful Sapna Call Girls CP 9711199012 ☎ Call /Whatsappssapnasaifi408
 
定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一ss ss
 
existing product research b2 Sunderland Culture
existing product research b2 Sunderland Cultureexisting product research b2 Sunderland Culture
existing product research b2 Sunderland CultureChloeMeadows1
 
毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree
毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree 毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree
毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree z zzz
 
Call Girls In Munirka>༒9599632723 Incall_OutCall Available
Call Girls In Munirka>༒9599632723 Incall_OutCall AvailableCall Girls In Munirka>༒9599632723 Incall_OutCall Available
Call Girls In Munirka>༒9599632723 Incall_OutCall AvailableCall Girls in Delhi
 
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝soniya singh
 
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...srsj9000
 
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)861c7ca49a02
 
Vip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best Services
Vip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best ServicesVip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best Services
Vip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best Servicesnajka9823
 
Hifi Babe North Delhi Call Girl Service Fun Tonight
Hifi Babe North Delhi Call Girl Service Fun TonightHifi Babe North Delhi Call Girl Service Fun Tonight
Hifi Babe North Delhi Call Girl Service Fun TonightKomal Khan
 
Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作
Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作
Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作f3774p8b
 
vip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Book
vip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Bookvip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Book
vip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Bookmanojkuma9823
 

Recently uploaded (20)

定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一
定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一
定制(Salford学位证)索尔福德大学毕业证成绩单原版一比一
 
1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degree
1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degree1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degree
1:1原版定制美国加州州立大学东湾分校毕业证成绩单pdf电子版制作修改#真实留信入库#永久存档#真实可查#diploma#degree
 
萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程萨斯喀彻温大学毕业证学位证成绩单-购买流程
萨斯喀彻温大学毕业证学位证成绩单-购买流程
 
Dubai Call Girls O525547819 Spring Break Fast Call Girls Dubai
Dubai Call Girls O525547819 Spring Break Fast Call Girls DubaiDubai Call Girls O525547819 Spring Break Fast Call Girls Dubai
Dubai Call Girls O525547819 Spring Break Fast Call Girls Dubai
 
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCRReal Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
Real Sure (Call Girl) in I.G.I. Airport 8377087607 Hot Call Girls In Delhi NCR
 
毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...
毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...
毕业文凭制作#回国入职#diploma#degree美国威斯康星大学麦迪逊分校毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#d...
 
Beautiful Sapna Call Girls CP 9711199012 ☎ Call /Whatsapps
Beautiful Sapna Call Girls CP 9711199012 ☎ Call /WhatsappsBeautiful Sapna Call Girls CP 9711199012 ☎ Call /Whatsapps
Beautiful Sapna Call Girls CP 9711199012 ☎ Call /Whatsapps
 
定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一定制(USF学位证)旧金山大学毕业证成绩单原版一比一
定制(USF学位证)旧金山大学毕业证成绩单原版一比一
 
existing product research b2 Sunderland Culture
existing product research b2 Sunderland Cultureexisting product research b2 Sunderland Culture
existing product research b2 Sunderland Culture
 
毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree
毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree 毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree
毕业文凭制作#回国入职#diploma#degree加拿大瑞尔森大学毕业证成绩单pdf电子版制作修改#毕业文凭制作#回国入职#diploma#degree
 
young call girls in Gtb Nagar,🔝 9953056974 🔝 escort Service
young call girls in Gtb Nagar,🔝 9953056974 🔝 escort Serviceyoung call girls in Gtb Nagar,🔝 9953056974 🔝 escort Service
young call girls in Gtb Nagar,🔝 9953056974 🔝 escort Service
 
Call Girls In Munirka>༒9599632723 Incall_OutCall Available
Call Girls In Munirka>༒9599632723 Incall_OutCall AvailableCall Girls In Munirka>༒9599632723 Incall_OutCall Available
Call Girls In Munirka>༒9599632723 Incall_OutCall Available
 
9953330565 Low Rate Call Girls In Jahangirpuri Delhi NCR
9953330565 Low Rate Call Girls In Jahangirpuri  Delhi NCR9953330565 Low Rate Call Girls In Jahangirpuri  Delhi NCR
9953330565 Low Rate Call Girls In Jahangirpuri Delhi NCR
 
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
Call Girls in Dwarka Sub City 💯Call Us 🔝8264348440🔝
 
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
Hifi Defence Colony Call Girls Service WhatsApp -> 9999965857 Available 24x7 ...
 
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
5S - House keeping (Seiri, Seiton, Seiso, Seiketsu, Shitsuke)
 
Vip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best Services
Vip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best ServicesVip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best Services
Vip Udupi Call Girls 7001305949 WhatsApp Number 24x7 Best Services
 
Hifi Babe North Delhi Call Girl Service Fun Tonight
Hifi Babe North Delhi Call Girl Service Fun TonightHifi Babe North Delhi Call Girl Service Fun Tonight
Hifi Babe North Delhi Call Girl Service Fun Tonight
 
Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作
Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作
Erfurt FH学位证,埃尔福特应用技术大学毕业证书1:1制作
 
vip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Book
vip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Bookvip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Book
vip Krishna Nagar Call Girls 9999965857 Call or WhatsApp Now Book
 

Hardware Acceleration of Computional Fluid Dynamics SImulations in an Oxygenator - Part 1

  • 1. Politecnico di Milano Dipartimento di Elettronica, Informazione e Bioingegneria (DEIB) Hardware Acceleration of Computational Fluid Dynamics Simulations in an Oxygenator Introduction and State of the Art Chiara Gatti chiara1.gatti@mail.polimi.it B3Lab, May 4th 2016 Guido Lanfranchi guido2.lanfranchi@mail.polimi.it HAMSproject
  • 2. 2 The context Wojchiec Zasina and Philip Hogeboom (from the Noun Project) Cardiac Surgery When we need to operate the patient’s hearth, but we can’t stop the circulation for too long...
  • 3. 3 Extra-Corporeal Circulation (ECC) www.medici-italia.com The context 1) Venous blood picked up from the caval veins 2) Blood treatment (heating, oxygenation, ...) 3) Treated blood re-inserted into arterial system
  • 5. 5 Oxygenator www.lookfordiagnosis.com ● THE FUNCTION Replicate the lungs’ task: - pick up CO2 from blood - put O2 into blood
  • 6. 6 Oxygenator www.perfusione.net ● THE FUNCTION Replicate the lungs’ task: - pick up CO2 from blood - put O2 into blood ● HOW IT IS MADE Many different membranes rolled up concentrically → porous system
  • 7. 7 Oxygenator www.perfusione.net In order to optimize the design Need to know blood behaviour CFD simulations
  • 8. 8 Fluid dynamics can be studied through: Oxygenator FEM (Finite Element Method) Lumped parameters model
  • 9. 9 Oxygenator FEM (Finite Element Method) Fluid dynamics can be studied through: fast and accurate but complex and expensive Lumped parameters model
  • 10. 10 Oxygenator FEM (Finite Element Method) Fluid dynamics can be studied through: fast and accurate but complex and expensive Lumped parameters model easy and low-cost but trade-off time vs accuracy
  • 11. 11 Oxygenator FEM (Finite Element Method) Fluid dynamics can be studied through: fast and accurate but complex and expensive Lumped parameters model the linear system generated by the model is solved through matrix inversion
  • 12. 12 Oxygenator FEM (Finite Element Method) Fluid dynamics can be studied through: fast and accurate but complex and expensive Lumped parameters model implementation in MATLAB (versatile, easy-to-use, widespread)
  • 13. 13 The problem https://thenounproject.com/ If only MATLAB simulations could take less time...
  • 14. 14 The idea https://thenounproject.com/ If only MATLAB simulations could take less time... HARDWARE ACCELERATION
  • 15. 15 The device FPGAs  Speedup wrt common processors  Low power requirements  Programmability  Affordable costs
  • 16. 16 Our goal Study an oxygenator for ECC through a lumped parameters model in MATLAB and accelerate the simulation by means of an FPGA-based system
  • 17. 17 Our goal Study an oxygenator for ECC through a lumped parameters model in MATLAB and accelerate the simulation by means of an FPGA-based system
  • 18. 18 Our goal Study an oxygenator for ECC through a lumped parameters model in MATLAB and accelerate the simulation by means of an FPGA-based system Lumped parameters model
  • 19. 19 Our goal Study an oxygenator for ECC through a lumped parameters model in MATLAB and accelerate the simulation by means of an FPGA-based system Lumped parameters model
  • 20. 20 Our goal Study an oxygenator for ECC through a lumped parameters model in MATLAB and accelerate the simulation by means of an FPGA-based system Lumped parameters model
  • 21. 21 State of the Art Matlab HDL Coder HW matrix inversion
  • 22. 22 State of the Art - Matrices can not be passed directly as I/O (but can be managed internally) - Requires HW-adapted algorithms (eg. CORDIC) Matlab HDL Coder HW matrix inversion
  • 23. 23 State of the Art - Matrices can not be passed directly as I/O (but can be managed internally) - Requires HW-adapted algorithms (eg. CORDIC)  NOT TRIVIAL Matlab HDL Coder HW matrix inversion
  • 26. 26 Algorithms SVD method°Greville’s algorithm Full rank QR factorization Moore-Penrose Pseudo Inverse* * Corrieu P, «Fast Computation of Moore-Penrose Inverse Matrices», Neural Information Processing, 2005
  • 27. 27 SVD method°Greville’s algorithm Full rank QR factorization Moore-Penrose Pseudo Inverse* Let be A = U*∑*V’  then pinv(A) = V*pinv(∑)*U’ Very accurate method But Time consuming for large matrices (because of SVD) * Corrieu P, «Fast Computation of Moore-Penrose Inverse Matrices», Neural Information Processing, 2005 Algorithms
  • 28. 28 SVD method°Greville’s algorithm Full rank QR factorization ° Rahmati et al, “FPGA Based Singular Value Decomposition for Image Processing Applications ”, 2008 QR algorithm Computationally efficient Hemkumar, "A systolic VLSI architecture for complex SVD", 1992 Jacobi method More accurate, parallelism Luk, Park, "A proof of convergence for two parallel Jacobi SVD algorithms", 2002 Moore-Penrose Pseudo Inverse* Algorithms
  • 29. 29 Singular Value Matlab* FPGA % error σ1 2.6603 2.7500 3.3718 σ2 2.3113 2.3125 0.0519 Elapsed Time 2.7141 s 24.3143 ms SVD Computation of a 32x127 Matrix: this table shows the corresponding singular values with the minimum and maximum estimation errors for the case of a 32 x 127 matrix. This table also shows the elapsed time for the software and hardware implementations. *Matlab 7.3.0.267 utilizing 2.4GHz Intel Core Duo Processor “Reconfigurable FPGA-Based Unit for Singular Value Decomposition of Large m x n Matrices”, Ledesma-Carrillo et al., 2011 Some results
  • 30. 30 Matlab HDL coder HW matrix inversion Our contribution vs vs
  • 31. 31 Matlab HDL coder HW matrix inversion Our contribution vs Managing of the whole interface  It is not needed to write HDL-friendly Matlab code (only function)
  • 32. 32 Matlab HDL coder HW matrix inversion Our contribution vs Management of larger matrices (up to 8000x8000)
  • 33. 33 Matlab HDL coder HW matrix inversion Our contribution vs Management of larger matrices (up to 8000x8000) through i) strong parallelism ii) streaming in data transfer iii) Xilinx Virtex 7 VC707
  • 35. 35 References [1] Wang et al, “A CORDIC-Based Dynamically Reconfigurable FPGA Architecture for Signal Processing Algorithms”, 2008 [2] Burian et al, “A Fixed-Point Implementation of Matrix Inversion Using Cholesky Decomposition”, 2004 [3] Bigdeli et al, “A New Pipelined Systolic Array-Based Architecture for Matri Inversion in FPGAs with Kalman Filter Case Study”, 2005 [4] Edmann et al, “A Scalable Pipelined Complex Valued Matrix Inversion Architecture”, 2005 [5] Garcia et al, “A Suitable FPGA Implementation of Floating-Point Matrix Inversion Based on Gauss-Jordan Elimination», 2011 [6] Ahmedsaid et al, “Accelerating SVD on Reconfigurable Hardware for Image Denoising”, 2004 [7] Kumar et al, “An Approach to Design a Matrix Inversion HW Module using FPGA”, 2014 [8] Irturk et al, “An Efficient FPGA Implementation of Scalable Matrix Inversion Core usign QR Decomposition”, 2009 [9] Norton et al, “An Evaluation of the Xilinx Virtex-4 FPGA for On-Board Processin in an Advanced Imaging System”, 2009 [10] Irturk et al, “An FPGA Design Space Exploration Tool for Matrix Inversion Archiectures”, 2008 [11] Ma et al, “An FPGA-based Singular Value Decomposition Processor ”, 2006 [12] Wu et al, “Approximate Matrix Inversion for High-Throughput Data Detection in the Large-Scale MIMO Uplink ”, 2013 [13] Irturk et al, “Automatic Generation of Decomposition based Matrix Inversion Architectures ”, 2008 [14] Szekowka et al, “CORDIC and SVD Implementation in Digital Hardware ”, 2010 [15] Sergiyenko et al, “Error-Free Computation of Inverse Matrices in FPGA ”, 2013 [16] Rahmati et al, “FPGA Based Singular Value Decomposition for Image Processing Applications ”, 2008 [17] Grammenos et al, “FPGA Design of a Truncated SVD Based Receiver for the detection of SEFDM Signals ”, 2011 [18] Karkooti et al, “FPGA Implementation of Matrix Inversion Using QRD-RLS Algorithm”, 2005 [19] Blace et al, “High level Prototyping and FPGA Implementation of the Orthogonal Matching Pursuit Algorithm ”, 2012 [20] Ahmedsaid et al, “Improved SVD Systolic Array and Implementation on FPGA”, 2003 [21] S. Hu and Q. Yan, “Inversion of Vandermonde Matrices in FPGAs ”, 2004 [22] Ohta et al, “Matrix Decomposition Suitable for FPGA Implementation of N-continuous OFDM ”, 2014 [23] Chisty et al, “Matrix Inversion Using QR Decomposition by Parabolic Synthesis ”, 2012 [24] Ma et al, “QR Decomposition-Based Matrix Inversion for High Embedded MIMO Receivers ”, 2011 [25] Wernke et al, “Real-Time Data Processing for an Advanced Imaging System Using the Xilinx Virtex-5 FPGA ”, 2009 [26] Ledesma-Carrillo et al, “Reconfigurable FPGA-Based Unit for Singular Value Decomposition of Large mxn Matrices ”, 2011 [27] Wang et al, “Singular Value Decomposition Hardware for MIMO - State of the Art and Custom Design ”, 2010