SlideShare a Scribd company logo
Programmable Switches
Dr Usha Mehta
usha.mehta@nirmauni.ac.in
Acknowledgement
This presentation has been summarized from
various books, papers, websites and
presentations related to the topic all over the
world. I couldn’t remember where these large
pull of hints and work come from. However,
I’d like to thank all professors and scientists
who created such a good work on this
emerging field. Without those efforts in this
very emerging technology, these notes and
slides can’t be finished.
2
Usha
Mehta
08-12-2023
Programmable Switches
Programmable switches are used in PLD for
• Connections
• Wire
• Logic
• Input-Output
• Configurations
• Logic Blocks
3
Usha
Mehta
08-12-2023
Ideal Programmable Switch
• An FPLD contains thousands of such
programmable switches.
• Hence the switches should
• Occupy very less area
• Have very low ON resistance and very high
OFF resistance
• Have very less parasitic capacitance
• Easily fabricated in large number with high
reliability
4
Usha
Mehta
08-12-2023
• Programmable switches may be
• Permanent
• One time Programmable
• Non Permanent
• Reprogrammable
5
Usha
Mehta
08-12-2023
Fuse
• One Time Programmable (OTP)
• Initially: SHORT,
• After programming: OPEN
6
Usha
Mehta
08-12-2023
Array Logic by Fuse
7
Usha
Mehta
08-12-2023
Fuse Programming
8
Usha
Mehta
08-12-2023
Fuse Programmed Logic Array
9
Usha
Mehta
08-12-2023
Antifuse Technology
• Opposite to Fuse
• Initially: OPEN
• Programmed by forcing a current through it:
SHORT
• Actel calls it “Programmable Low-Impedance
Circuit Element (PLICE)”
10
Usha
Mehta
08-12-2023
Antifuse Structure
• Two metal layers
sandwich a layer of
non-conductive,
amorphous silicon.
When voltage is
applied to this
middle layer, the
amorphous silicon
is turned into
polysilicon, which
is conductive.
11
Usha
Mehta
08-12-2023
MOS Structure of Antifuse
12
Usha
Mehta
08-12-2023
ACTEL’s PLICE Structure
13
Usha
Mehta
08-12-2023
Antifuse: Advantages-Disadvantages
• Advantages
• Very small in size hence allows denser switch
population
• Low series resistance
• Low parasitic capacitance
• Disadvantages
• One time programmable
• Requires extra circuitry to deliver the high
programming voltage
• Requires a specific process ( not same as
normal standard integrated circuit process)
14
Usha
Mehta
08-12-2023
Static RAM Programmable Switch
• Use SRAM Cell to control pass transistor or
multiplexer by the bit-content in the SRAM
cell.
15
Usha
Mehta
08-12-2023
SRAM Cell
16
Usha
Mehta
08-12-2023
• Disadvantages
• Volatile
• External Permanent memory required
• Large Area Required
• Advantages
• Easily and quickly reprogrammable
• Requires only standard integrated circuit
process technology for fabrication. No special
requirements like Antifuse
17
Usha
Mehta
08-12-2023
EPROM Technology
• Use of Erasable Programmable Transistor as
switch
• It is an array of floating-gate transistors
individually programmed by an electronic
device that supplies higher voltages than
those normally used in digital circuits.
18
Usha
Mehta
08-12-2023
EPROM Structure
• A FET with floating gate
• The floating gate has no connections to other parts of
the integrated circuit and is completely insulated by
the surrounding layers of oxide
• Storing data requires applying a higher voltage to the
transistors.
• This creates an avalanche discharge of electrons,
which have enough energy to pass through the
insulating oxide layer and accumulate on the gate
electrode.
• When the high voltage is removed, the electrons are
trapped on the electrode.
• Because of the high insulation value of the silicon
oxide surrounding the gate, the stored charge cannot
readily leak away and the data can be retained for
decades. 19
Usha
Mehta
08-12-2023
EPROM as switch
• Become Open path
when programmed
because of the
electrons trapped
on floating gate
raise the threshold
voltage of n
Channel EPROM
above VDD
• Erasable/Reprogra
mmable by
applying UV light
20
Usha
Mehta
08-12-2023
NOR based Flash Memory
21
Usha
Mehta
08-12-2023
Comparison of Switching Technologies
SRAM Antifuse EPROM EEPROM
Manufacturi
ng Process
Easy Hard Hard Hard
Reprogramm
able?
Yes
(in circuit)
No Yes
(Out of
Circuit)
Yes
(in circuit)
Size Large (12X) Small (1X) Small Small
ON
Resistance
600-800
Ohm
100-500
Ohm
1-4K 1-4K
OFF
capacitance
(fF)
10-50 1-3 10-50 10-50
Power
Consumptio
n
Very less less High High
Volatile? Yes No No No
22
Usha
Mehta
08-12-2023
Switching in FPGA
23
Usha
Mehta
08-12-2023
Market Use of Programmable Switches
• Actel: Antifuse
• Xilinx: SRAM
• Altera: EEPROM/FLASH
24
Usha
Mehta
08-12-2023
Radiation Immunity of Programmable
Switches
Antifuse SRAM FLASH
Configuration has been
designated as hard regarding
SEEs.
Configuration has been
designated as the most
susceptible portion of
circuitry.
Configuration
has been
designated as
hard (but NOT
immune)
regarding SEEs
No need of mitigation Strong need of
mitigation
No need of mitigation
08-12-2023
Usha
Mehta
25
Thank you!
26
Usha
Mehta
08-12-2023

More Related Content

What's hot

VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
Murali Rai
 

What's hot (20)

Vlsi best notes google docs
Vlsi best notes   google docsVlsi best notes   google docs
Vlsi best notes google docs
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : Introduction
 
Static_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdfStatic_Timing_Analysis_in_detail.pdf
Static_Timing_Analysis_in_detail.pdf
 
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
13 static timing_analysis_4_set_up_and_hold_time_violation_remedy
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational Circuit
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
 
Implementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew GroupsImplementing Useful Clock Skew Using Skew Groups
Implementing Useful Clock Skew Using Skew Groups
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
13_DVD_Latch-up_prevention.pdf
13_DVD_Latch-up_prevention.pdf13_DVD_Latch-up_prevention.pdf
13_DVD_Latch-up_prevention.pdf
 
2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta2019 3 testing and verification of vlsi design_sta
2019 3 testing and verification of vlsi design_sta
 
VLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool TerminalogyVLSI-Physical Design- Tool Terminalogy
VLSI-Physical Design- Tool Terminalogy
 
IR Drop Analysis and Its Reduction Techniques in Deep Submicron Technology
IR Drop Analysis and Its Reduction Techniques in Deep Submicron TechnologyIR Drop Analysis and Its Reduction Techniques in Deep Submicron Technology
IR Drop Analysis and Its Reduction Techniques in Deep Submicron Technology
 
Eco
EcoEco
Eco
 
4 verification flow_planning
4 verification flow_planning4 verification flow_planning
4 verification flow_planning
 
Clock Tree Synthesis.pdf
Clock Tree Synthesis.pdfClock Tree Synthesis.pdf
Clock Tree Synthesis.pdf
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Introduction of testing and verification of vlsi design
Introduction of testing and verification of vlsi designIntroduction of testing and verification of vlsi design
Introduction of testing and verification of vlsi design
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
 
Power Reduction Techniques
Power Reduction TechniquesPower Reduction Techniques
Power Reduction Techniques
 
11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design11 static timing_analysis_2_combinational_design
11 static timing_analysis_2_combinational_design
 

Similar to Programmable Switches for Programmable Logic Devices

energy-harvesting-pres-final-std
energy-harvesting-pres-final-stdenergy-harvesting-pres-final-std
energy-harvesting-pres-final-std
Daniele Costarella
 

Similar to Programmable Switches for Programmable Logic Devices (20)

Ca vd4 50k-a(en)y_1vcp000001
Ca vd4 50k-a(en)y_1vcp000001Ca vd4 50k-a(en)y_1vcp000001
Ca vd4 50k-a(en)y_1vcp000001
 
5 Reasons You Need the Latest Generation of iPDU
5 Reasons You Need the Latest Generation of iPDU5 Reasons You Need the Latest Generation of iPDU
5 Reasons You Need the Latest Generation of iPDU
 
Residential wiring PPT.pptx
Residential wiring PPT.pptxResidential wiring PPT.pptx
Residential wiring PPT.pptx
 
bluetooth controlled home automation using arduino by shubham sinha
bluetooth controlled home automation using arduino by shubham sinhabluetooth controlled home automation using arduino by shubham sinha
bluetooth controlled home automation using arduino by shubham sinha
 
ELECTRONIC CIRCUIT BREAKER
ELECTRONIC CIRCUIT BREAKERELECTRONIC CIRCUIT BREAKER
ELECTRONIC CIRCUIT BREAKER
 
Circuit bending presentation
Circuit bending presentationCircuit bending presentation
Circuit bending presentation
 
Presentation smart city presentation by cs electric (4)
Presentation smart city presentation  by cs electric (4)Presentation smart city presentation  by cs electric (4)
Presentation smart city presentation by cs electric (4)
 
Installation and troubleshooting of solar pv power plants
Installation and troubleshooting of solar pv power plantsInstallation and troubleshooting of solar pv power plants
Installation and troubleshooting of solar pv power plants
 
energy-harvesting-pres-final-std
energy-harvesting-pres-final-stdenergy-harvesting-pres-final-std
energy-harvesting-pres-final-std
 
Campus networks best practices core and edges network
Campus networks best practices core and edges networkCampus networks best practices core and edges network
Campus networks best practices core and edges network
 
KL1034 Lect2 Electrical wiring.pdf
KL1034 Lect2 Electrical wiring.pdfKL1034 Lect2 Electrical wiring.pdf
KL1034 Lect2 Electrical wiring.pdf
 
Wiring a ring main
Wiring a ring mainWiring a ring main
Wiring a ring main
 
Fuses_Lec_1.pptx
Fuses_Lec_1.pptxFuses_Lec_1.pptx
Fuses_Lec_1.pptx
 
Individual project
Individual projectIndividual project
Individual project
 
Clap switch
  Clap switch   Clap switch
Clap switch
 
VLSI Power Reduction
VLSI Power ReductionVLSI Power Reduction
VLSI Power Reduction
 
THE MIDDLE TEST OF ENGLISH II.pptx
THE MIDDLE TEST OF ENGLISH II.pptxTHE MIDDLE TEST OF ENGLISH II.pptx
THE MIDDLE TEST OF ENGLISH II.pptx
 
Single core and multi core cables
Single core and multi core cablesSingle core and multi core cables
Single core and multi core cables
 
SoC Power Reduction
SoC Power ReductionSoC Power Reduction
SoC Power Reduction
 
Printed circuit board
Printed circuit boardPrinted circuit board
Printed circuit board
 

More from Usha Mehta

More from Usha Mehta (16)

Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate Arrays
 
5_DVD_VLSI Technology Trends.pdf
5_DVD_VLSI Technology Trends.pdf5_DVD_VLSI Technology Trends.pdf
5_DVD_VLSI Technology Trends.pdf
 
14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing14 static timing_analysis_5_clock_domain_crossing
14 static timing_analysis_5_clock_domain_crossing
 
9 semiconductor memory
9 semiconductor memory9 semiconductor memory
9 semiconductor memory
 
12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design12 static timing_analysis_3_clocked_design
12 static timing_analysis_3_clocked_design
 
10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis10 static timing_analysis_1_concept_of_timing_analysis
10 static timing_analysis_1_concept_of_timing_analysis
 
6 verification tools
6 verification tools6 verification tools
6 verification tools
 
5 verification methods
5 verification methods5 verification methods
5 verification methods
 
3 test economic_test_equipments_yield
3 test economic_test_equipments_yield3 test economic_test_equipments_yield
3 test economic_test_equipments_yield
 
2 when to_test_role_of_testing
2 when to_test_role_of_testing2 when to_test_role_of_testing
2 when to_test_role_of_testing
 
1 why to_test
1 why to_test1 why to_test
1 why to_test
 
1 why to_test
1 why to_test1 why to_test
1 why to_test
 
Verification flow and_planning_vlsi_design
Verification flow and_planning_vlsi_designVerification flow and_planning_vlsi_design
Verification flow and_planning_vlsi_design
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
 
Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)Design-for-Test (Testing of VLSI Design)
Design-for-Test (Testing of VLSI Design)
 
Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)Automatic Test Pattern Generation (Testing of VLSI Design)
Automatic Test Pattern Generation (Testing of VLSI Design)
 

Recently uploaded

Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
Kamal Acharya
 
Laundry management system project report.pdf
Laundry management system project report.pdfLaundry management system project report.pdf
Laundry management system project report.pdf
Kamal Acharya
 
RS Khurmi Machine Design Clutch and Brake Exercise Numerical Solutions
RS Khurmi Machine Design Clutch and Brake Exercise Numerical SolutionsRS Khurmi Machine Design Clutch and Brake Exercise Numerical Solutions
RS Khurmi Machine Design Clutch and Brake Exercise Numerical Solutions
Atif Razi
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
School management system project report.pdf
School management system project report.pdfSchool management system project report.pdf
School management system project report.pdf
Kamal Acharya
 
Digital Signal Processing Lecture notes n.pdf
Digital Signal Processing Lecture notes n.pdfDigital Signal Processing Lecture notes n.pdf
Digital Signal Processing Lecture notes n.pdf
AbrahamGadissa
 
Online blood donation management system project.pdf
Online blood donation management system project.pdfOnline blood donation management system project.pdf
Online blood donation management system project.pdf
Kamal Acharya
 
Hall booking system project report .pdf
Hall booking system project report  .pdfHall booking system project report  .pdf
Hall booking system project report .pdf
Kamal Acharya
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 

Recently uploaded (20)

Natalia Rutkowska - BIM School Course in Kraków
Natalia Rutkowska - BIM School Course in KrakówNatalia Rutkowska - BIM School Course in Kraków
Natalia Rutkowska - BIM School Course in Kraków
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
 
Electrostatic field in a coaxial transmission line
Electrostatic field in a coaxial transmission lineElectrostatic field in a coaxial transmission line
Electrostatic field in a coaxial transmission line
 
Laundry management system project report.pdf
Laundry management system project report.pdfLaundry management system project report.pdf
Laundry management system project report.pdf
 
RS Khurmi Machine Design Clutch and Brake Exercise Numerical Solutions
RS Khurmi Machine Design Clutch and Brake Exercise Numerical SolutionsRS Khurmi Machine Design Clutch and Brake Exercise Numerical Solutions
RS Khurmi Machine Design Clutch and Brake Exercise Numerical Solutions
 
NO1 Pandit Amil Baba In Bahawalpur, Sargodha, Sialkot, Sheikhupura, Rahim Yar...
NO1 Pandit Amil Baba In Bahawalpur, Sargodha, Sialkot, Sheikhupura, Rahim Yar...NO1 Pandit Amil Baba In Bahawalpur, Sargodha, Sialkot, Sheikhupura, Rahim Yar...
NO1 Pandit Amil Baba In Bahawalpur, Sargodha, Sialkot, Sheikhupura, Rahim Yar...
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
School management system project report.pdf
School management system project report.pdfSchool management system project report.pdf
School management system project report.pdf
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
 
Digital Signal Processing Lecture notes n.pdf
Digital Signal Processing Lecture notes n.pdfDigital Signal Processing Lecture notes n.pdf
Digital Signal Processing Lecture notes n.pdf
 
Introduction to Casting Processes in Manufacturing
Introduction to Casting Processes in ManufacturingIntroduction to Casting Processes in Manufacturing
Introduction to Casting Processes in Manufacturing
 
Online resume builder management system project report.pdf
Online resume builder management system project report.pdfOnline resume builder management system project report.pdf
Online resume builder management system project report.pdf
 
Online blood donation management system project.pdf
Online blood donation management system project.pdfOnline blood donation management system project.pdf
Online blood donation management system project.pdf
 
Hall booking system project report .pdf
Hall booking system project report  .pdfHall booking system project report  .pdf
Hall booking system project report .pdf
 
Peek implant persentation - Copy (1).pdf
Peek implant persentation - Copy (1).pdfPeek implant persentation - Copy (1).pdf
Peek implant persentation - Copy (1).pdf
 
2024 DevOps Pro Europe - Growing at the edge
2024 DevOps Pro Europe - Growing at the edge2024 DevOps Pro Europe - Growing at the edge
2024 DevOps Pro Europe - Growing at the edge
 
ASME IX(9) 2007 Full Version .pdf
ASME IX(9)  2007 Full Version       .pdfASME IX(9)  2007 Full Version       .pdf
ASME IX(9) 2007 Full Version .pdf
 
A case study of cinema management system project report..pdf
A case study of cinema management system project report..pdfA case study of cinema management system project report..pdf
A case study of cinema management system project report..pdf
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
BRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWING
BRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWINGBRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWING
BRAKING SYSTEM IN INDIAN RAILWAY AutoCAD DRAWING
 

Programmable Switches for Programmable Logic Devices

  • 1. Programmable Switches Dr Usha Mehta usha.mehta@nirmauni.ac.in
  • 2. Acknowledgement This presentation has been summarized from various books, papers, websites and presentations related to the topic all over the world. I couldn’t remember where these large pull of hints and work come from. However, I’d like to thank all professors and scientists who created such a good work on this emerging field. Without those efforts in this very emerging technology, these notes and slides can’t be finished. 2 Usha Mehta 08-12-2023
  • 3. Programmable Switches Programmable switches are used in PLD for • Connections • Wire • Logic • Input-Output • Configurations • Logic Blocks 3 Usha Mehta 08-12-2023
  • 4. Ideal Programmable Switch • An FPLD contains thousands of such programmable switches. • Hence the switches should • Occupy very less area • Have very low ON resistance and very high OFF resistance • Have very less parasitic capacitance • Easily fabricated in large number with high reliability 4 Usha Mehta 08-12-2023
  • 5. • Programmable switches may be • Permanent • One time Programmable • Non Permanent • Reprogrammable 5 Usha Mehta 08-12-2023
  • 6. Fuse • One Time Programmable (OTP) • Initially: SHORT, • After programming: OPEN 6 Usha Mehta 08-12-2023
  • 7. Array Logic by Fuse 7 Usha Mehta 08-12-2023
  • 9. Fuse Programmed Logic Array 9 Usha Mehta 08-12-2023
  • 10. Antifuse Technology • Opposite to Fuse • Initially: OPEN • Programmed by forcing a current through it: SHORT • Actel calls it “Programmable Low-Impedance Circuit Element (PLICE)” 10 Usha Mehta 08-12-2023
  • 11. Antifuse Structure • Two metal layers sandwich a layer of non-conductive, amorphous silicon. When voltage is applied to this middle layer, the amorphous silicon is turned into polysilicon, which is conductive. 11 Usha Mehta 08-12-2023
  • 12. MOS Structure of Antifuse 12 Usha Mehta 08-12-2023
  • 14. Antifuse: Advantages-Disadvantages • Advantages • Very small in size hence allows denser switch population • Low series resistance • Low parasitic capacitance • Disadvantages • One time programmable • Requires extra circuitry to deliver the high programming voltage • Requires a specific process ( not same as normal standard integrated circuit process) 14 Usha Mehta 08-12-2023
  • 15. Static RAM Programmable Switch • Use SRAM Cell to control pass transistor or multiplexer by the bit-content in the SRAM cell. 15 Usha Mehta 08-12-2023
  • 17. • Disadvantages • Volatile • External Permanent memory required • Large Area Required • Advantages • Easily and quickly reprogrammable • Requires only standard integrated circuit process technology for fabrication. No special requirements like Antifuse 17 Usha Mehta 08-12-2023
  • 18. EPROM Technology • Use of Erasable Programmable Transistor as switch • It is an array of floating-gate transistors individually programmed by an electronic device that supplies higher voltages than those normally used in digital circuits. 18 Usha Mehta 08-12-2023
  • 19. EPROM Structure • A FET with floating gate • The floating gate has no connections to other parts of the integrated circuit and is completely insulated by the surrounding layers of oxide • Storing data requires applying a higher voltage to the transistors. • This creates an avalanche discharge of electrons, which have enough energy to pass through the insulating oxide layer and accumulate on the gate electrode. • When the high voltage is removed, the electrons are trapped on the electrode. • Because of the high insulation value of the silicon oxide surrounding the gate, the stored charge cannot readily leak away and the data can be retained for decades. 19 Usha Mehta 08-12-2023
  • 20. EPROM as switch • Become Open path when programmed because of the electrons trapped on floating gate raise the threshold voltage of n Channel EPROM above VDD • Erasable/Reprogra mmable by applying UV light 20 Usha Mehta 08-12-2023
  • 21. NOR based Flash Memory 21 Usha Mehta 08-12-2023
  • 22. Comparison of Switching Technologies SRAM Antifuse EPROM EEPROM Manufacturi ng Process Easy Hard Hard Hard Reprogramm able? Yes (in circuit) No Yes (Out of Circuit) Yes (in circuit) Size Large (12X) Small (1X) Small Small ON Resistance 600-800 Ohm 100-500 Ohm 1-4K 1-4K OFF capacitance (fF) 10-50 1-3 10-50 10-50 Power Consumptio n Very less less High High Volatile? Yes No No No 22 Usha Mehta 08-12-2023
  • 24. Market Use of Programmable Switches • Actel: Antifuse • Xilinx: SRAM • Altera: EEPROM/FLASH 24 Usha Mehta 08-12-2023
  • 25. Radiation Immunity of Programmable Switches Antifuse SRAM FLASH Configuration has been designated as hard regarding SEEs. Configuration has been designated as the most susceptible portion of circuitry. Configuration has been designated as hard (but NOT immune) regarding SEEs No need of mitigation Strong need of mitigation No need of mitigation 08-12-2023 Usha Mehta 25