SlideShare uma empresa Scribd logo
1 de 17
BUITEMS 1
ENCODERS
Encoder is a combinational circuit which is
designed to perform the inverse operation
of the decoder. An encoder has n number of
input lines and m number of output lines.
An encoder produces an m bit binary code
corresponding to the digital input number.
The encoder accepts an n input digital word
and converts it into an m bit another digital
word.
BUITEMS 2
BLOCK DIAGRAM
BUITEMS 3
TYPES OF ENCODERS
Examples of Encoders are following.
1. Priority encoders
2. Decimal to BCD encoder
3. Octal to binary encoder
4. Hexadecimal to binary encoder
BUITEMS 4
PRIORITY ENCODER
This is a special type of encoder. Priority is
given to the input lines. If two or more input line
are 1 at the same time, then the input line with
highest priority will be considered. There are
four input D0, D1, D2, D3 and two output Y0, Y1.
Out of the four input D3 has the highest priority
and D0 has the lowest priority. That means if
D3 = 1 then Y1 Y0 = 11 irrespective of the other
inputs. Similarly if D3 = 0 and D2 = 1 then Y1 Y0 =
10 irrespective of the other inputs.
BUITEMS 5
BLOCK DIAGRAM
BUITEMS 6
TRUTH TABLE
BUITEMS 7
LOGIC CIRCUIT
BUITEMS 8
DECIMAL TO BCD ENCODER
A decimal to BCD encoder has 10 input lines D0 to D9 and
4 output lines Y0 to Y3. Below is the truth table for a
decimal to BCD encoder.
Below boolean functions are formed by ORing all the input
lines for which output is 1. For instance Y0 is 1 for D1, D3,
D5, D7 & D9 input lines.
Y0 = D1 + D3 + D5 + D7 + D9
Y1 = D2 + D3 + D6 + D7
Y2 = D4 + D5 + D6 + D7
Y3 = D8 + D9
The decimal to BCD encoder can therefore be implemented
with OR gates whose inputs are determined directly from
truth table as shown in the image below.
BUITEMS 9
TRUTH TABLE
BUITEMS 10
BLOCK DIAGRAM
BUITEMS 11
CIRCUIT DIAGRAM
BUITEMS 12
LIMITATIONS WITH DECIMAL TO BCD ENCODER
A decimal to BCD encoder has limitations.
1. For 10 bits input, there can be 210 possible
combinations, out of which only 10 are used
using 4 output lines.
2. The discrepancy of 0 output due to all inputs
being 0 or D0 being 0 is resolved by using
additional input known as Enable
3. Only one input can be active at any given time.
BUITEMS 13
74HC147 (DECIMAL TO BCD ENCODER)
BUITEMS 14
74LS148 (8 LINE TO 3 LINE ENCODER)
Priority encoders are available in standard IC form
and the TTL 74LS148 is an 8-to-3 bit priority encoder
which has eight active LOW (logic “0”) inputs and
provides a 3-bit code of the highest ranked input at
its output. Priority encoders output the highest
order input first for example, if input lines “D2“,
“D3” and “D5” are applied simultaneously the
output code would be for input “D5” (“101”) as this
has the highest order out of the 3 inputs. Once input
“D5” had been removed the next highest output
code would be for input “D3” (“011”), and so on.
BUITEMS 15
BLOCK DIAGRAM AND TRUTH TABLE
BUITEMS 16
THE END
BUITEMS 17

Mais conteúdo relacionado

Mais procurados (20)

Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
 
Encoder
EncoderEncoder
Encoder
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Encoders
EncodersEncoders
Encoders
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
 
Adder ppt
Adder pptAdder ppt
Adder ppt
 
Design half ,full Adder and Subtractor
Design half ,full Adder and SubtractorDesign half ,full Adder and Subtractor
Design half ,full Adder and Subtractor
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
Decoders
DecodersDecoders
Decoders
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Encoders
EncodersEncoders
Encoders
 
Multiplexer and De-Multiplexer
Multiplexer and De-MultiplexerMultiplexer and De-Multiplexer
Multiplexer and De-Multiplexer
 
Encoders and decoders
Encoders and decodersEncoders and decoders
Encoders and decoders
 
multiplexer 4 input
multiplexer 4 inputmultiplexer 4 input
multiplexer 4 input
 

Destaque (15)

Digital System Design Basics
Digital System Design BasicsDigital System Design Basics
Digital System Design Basics
 
Digital logic design DLD Logic gates
Digital logic design DLD Logic gatesDigital logic design DLD Logic gates
Digital logic design DLD Logic gates
 
Lect 1
Lect 1Lect 1
Lect 1
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Parallel adders
Parallel addersParallel adders
Parallel adders
 
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
 
dld 01-introduction
dld 01-introductiondld 01-introduction
dld 01-introduction
 
Bangladesh ic-design-program-rev4-1 bd
Bangladesh ic-design-program-rev4-1 bdBangladesh ic-design-program-rev4-1 bd
Bangladesh ic-design-program-rev4-1 bd
 
Digital logic design part1
Digital logic design part1Digital logic design part1
Digital logic design part1
 
DLD Summer Workshop Big Data
DLD Summer Workshop Big DataDLD Summer Workshop Big Data
DLD Summer Workshop Big Data
 
DLD Presentation By Team Reboot,Rafin Rayan,EUB
DLD Presentation By Team Reboot,Rafin Rayan,EUBDLD Presentation By Team Reboot,Rafin Rayan,EUB
DLD Presentation By Team Reboot,Rafin Rayan,EUB
 
DLD Practical Lab Work
DLD Practical Lab WorkDLD Practical Lab Work
DLD Practical Lab Work
 
Logic gates
Logic gatesLogic gates
Logic gates
 
digital logic design number system
digital logic design number systemdigital logic design number system
digital logic design number system
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 

Semelhante a Encoder and decoder

digital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdfdigital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdfsomanathbtech
 
digital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdfdigital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdfsomanathbtech
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit GulAhmad16
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxSanjaiPrasad
 
Chapter 5: Cominational Logic with MSI and LSI
Chapter 5: Cominational Logic with MSI and LSIChapter 5: Cominational Logic with MSI and LSI
Chapter 5: Cominational Logic with MSI and LSIEr. Nawaraj Bhandari
 
SESSION 2.ppt
SESSION 2.pptSESSION 2.ppt
SESSION 2.pptSaranya S
 
Digital electronices encode decode
Digital electronices encode decodeDigital electronices encode decode
Digital electronices encode decodeSabbir Ahmed Zoy
 
I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxMayank Pandey
 
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.pptArissandi6
 
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...Madhumita Tamhane
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuitsBindu Madhavi
 

Semelhante a Encoder and decoder (20)

digital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdfdigital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdf
 
digital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdfdigital-electronics_9 encoder and decoder pdf
digital-electronics_9 encoder and decoder pdf
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
 
11.ppt
11.ppt11.ppt
11.ppt
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
 
Chapter 5: Cominational Logic with MSI and LSI
Chapter 5: Cominational Logic with MSI and LSIChapter 5: Cominational Logic with MSI and LSI
Chapter 5: Cominational Logic with MSI and LSI
 
The decoder
The decoderThe decoder
The decoder
 
Decoders
DecodersDecoders
Decoders
 
SESSION 2.ppt
SESSION 2.pptSESSION 2.ppt
SESSION 2.ppt
 
B sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lcktB sc3 unit 4 combi..lckt
B sc3 unit 4 combi..lckt
 
Digital electronices encode decode
Digital electronices encode decodeDigital electronices encode decode
Digital electronices encode decode
 
I semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptxI semester Unit 4 combinational circuits.pptx
I semester Unit 4 combinational circuits.pptx
 
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
 
multiplexer and d-multiplexer
multiplexer and d-multiplexermultiplexer and d-multiplexer
multiplexer and d-multiplexer
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
08 decoder
08 decoder08 decoder
08 decoder
 
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
Convolution codes - Coding/Decoding Tree codes and Trellis codes for multiple...
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 
combinational_circuits
combinational_circuitscombinational_circuits
combinational_circuits
 

Último

Artificial Intelligence in Power System overview
Artificial Intelligence in Power System overviewArtificial Intelligence in Power System overview
Artificial Intelligence in Power System overviewsandhya757531
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.elesangwon
 
Engineering Drawing section of solid
Engineering Drawing     section of solidEngineering Drawing     section of solid
Engineering Drawing section of solidnamansinghjarodiya
 
Comprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdfComprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdfalene1
 
Module-1-(Building Acoustics) Noise Control (Unit-3). pdf
Module-1-(Building Acoustics) Noise Control (Unit-3). pdfModule-1-(Building Acoustics) Noise Control (Unit-3). pdf
Module-1-(Building Acoustics) Noise Control (Unit-3). pdfManish Kumar
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
SOFTWARE ESTIMATION COCOMO AND FP CALCULATION
SOFTWARE ESTIMATION COCOMO AND FP CALCULATIONSOFTWARE ESTIMATION COCOMO AND FP CALCULATION
SOFTWARE ESTIMATION COCOMO AND FP CALCULATIONSneha Padhiar
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdfPaper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdfNainaShrivastava14
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTESCME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTESkarthi keyan
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Sumanth A
 
FUNCTIONAL AND NON FUNCTIONAL REQUIREMENT
FUNCTIONAL AND NON FUNCTIONAL REQUIREMENTFUNCTIONAL AND NON FUNCTIONAL REQUIREMENT
FUNCTIONAL AND NON FUNCTIONAL REQUIREMENTSneha Padhiar
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...Erbil Polytechnic University
 
Levelling - Rise and fall - Height of instrument method
Levelling - Rise and fall - Height of instrument methodLevelling - Rise and fall - Height of instrument method
Levelling - Rise and fall - Height of instrument methodManicka Mamallan Andavar
 
multiple access in wireless communication
multiple access in wireless communicationmultiple access in wireless communication
multiple access in wireless communicationpanditadesh123
 
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHTEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHSneha Padhiar
 
『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书
『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书
『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书rnrncn29
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 

Último (20)

Artificial Intelligence in Power System overview
Artificial Intelligence in Power System overviewArtificial Intelligence in Power System overview
Artificial Intelligence in Power System overview
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
 
Engineering Drawing section of solid
Engineering Drawing     section of solidEngineering Drawing     section of solid
Engineering Drawing section of solid
 
Comprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdfComprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdf
 
Module-1-(Building Acoustics) Noise Control (Unit-3). pdf
Module-1-(Building Acoustics) Noise Control (Unit-3). pdfModule-1-(Building Acoustics) Noise Control (Unit-3). pdf
Module-1-(Building Acoustics) Noise Control (Unit-3). pdf
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
SOFTWARE ESTIMATION COCOMO AND FP CALCULATION
SOFTWARE ESTIMATION COCOMO AND FP CALCULATIONSOFTWARE ESTIMATION COCOMO AND FP CALCULATION
SOFTWARE ESTIMATION COCOMO AND FP CALCULATION
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdfPaper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTESCME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
 
FUNCTIONAL AND NON FUNCTIONAL REQUIREMENT
FUNCTIONAL AND NON FUNCTIONAL REQUIREMENTFUNCTIONAL AND NON FUNCTIONAL REQUIREMENT
FUNCTIONAL AND NON FUNCTIONAL REQUIREMENT
 
"Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ..."Exploring the Essential Functions and Design Considerations of Spillways in ...
"Exploring the Essential Functions and Design Considerations of Spillways in ...
 
Levelling - Rise and fall - Height of instrument method
Levelling - Rise and fall - Height of instrument methodLevelling - Rise and fall - Height of instrument method
Levelling - Rise and fall - Height of instrument method
 
multiple access in wireless communication
multiple access in wireless communicationmultiple access in wireless communication
multiple access in wireless communication
 
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHTEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
 
『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书
『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书
『澳洲文凭』买麦考瑞大学毕业证书成绩单办理澳洲Macquarie文凭学位证书
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 

Encoder and decoder

  • 2. ENCODERS Encoder is a combinational circuit which is designed to perform the inverse operation of the decoder. An encoder has n number of input lines and m number of output lines. An encoder produces an m bit binary code corresponding to the digital input number. The encoder accepts an n input digital word and converts it into an m bit another digital word. BUITEMS 2
  • 4. TYPES OF ENCODERS Examples of Encoders are following. 1. Priority encoders 2. Decimal to BCD encoder 3. Octal to binary encoder 4. Hexadecimal to binary encoder BUITEMS 4
  • 5. PRIORITY ENCODER This is a special type of encoder. Priority is given to the input lines. If two or more input line are 1 at the same time, then the input line with highest priority will be considered. There are four input D0, D1, D2, D3 and two output Y0, Y1. Out of the four input D3 has the highest priority and D0 has the lowest priority. That means if D3 = 1 then Y1 Y0 = 11 irrespective of the other inputs. Similarly if D3 = 0 and D2 = 1 then Y1 Y0 = 10 irrespective of the other inputs. BUITEMS 5
  • 9. DECIMAL TO BCD ENCODER A decimal to BCD encoder has 10 input lines D0 to D9 and 4 output lines Y0 to Y3. Below is the truth table for a decimal to BCD encoder. Below boolean functions are formed by ORing all the input lines for which output is 1. For instance Y0 is 1 for D1, D3, D5, D7 & D9 input lines. Y0 = D1 + D3 + D5 + D7 + D9 Y1 = D2 + D3 + D6 + D7 Y2 = D4 + D5 + D6 + D7 Y3 = D8 + D9 The decimal to BCD encoder can therefore be implemented with OR gates whose inputs are determined directly from truth table as shown in the image below. BUITEMS 9
  • 13. LIMITATIONS WITH DECIMAL TO BCD ENCODER A decimal to BCD encoder has limitations. 1. For 10 bits input, there can be 210 possible combinations, out of which only 10 are used using 4 output lines. 2. The discrepancy of 0 output due to all inputs being 0 or D0 being 0 is resolved by using additional input known as Enable 3. Only one input can be active at any given time. BUITEMS 13
  • 14. 74HC147 (DECIMAL TO BCD ENCODER) BUITEMS 14
  • 15. 74LS148 (8 LINE TO 3 LINE ENCODER) Priority encoders are available in standard IC form and the TTL 74LS148 is an 8-to-3 bit priority encoder which has eight active LOW (logic “0”) inputs and provides a 3-bit code of the highest ranked input at its output. Priority encoders output the highest order input first for example, if input lines “D2“, “D3” and “D5” are applied simultaneously the output code would be for input “D5” (“101”) as this has the highest order out of the 3 inputs. Once input “D5” had been removed the next highest output code would be for input “D3” (“011”), and so on. BUITEMS 15
  • 16. BLOCK DIAGRAM AND TRUTH TABLE BUITEMS 16