FCI Minia University
Computer Architecture
Section 1
Collected by T.A / Mohamed Hossam

FCI Minia University 2021 © 2
Contents
Introduction.
Boolean Algebra.
Gates & truth table.
The tools.
The And Gate.

FCI Minia University 2021 © 3
Introduction
The structure of computers.
Input output
CPU
Main memory
Interconnection System

FCI Minia University 2021 © 4
Introduction
The component of central processing unit (CPU).
Registers CPU
interconnection
Control
Unit
ALU

FCI Minia University 2021 © 5
Introduction
Imagine we have some problems need to solved by computer, what is
the sequence logic structure to be solved?
Software
Layer
Problem
Algorithm
Programming language
Operating system
Hardware
Layer
Microarchitecture
Gates / Registers
Circuits
Electrons
ISA

FCI Minia University 2021 © 6
Boolean Algebra
 0 + 0 = 0
 0 + 1 = 1
 1 + 0 = 1
 1 + 1 = 1
 0 . 0 = 0
 0 . 1 = 0
 1 . 0 = 0
 1 . 1 = 1
 X + 0 = X
 X + X = X
 X + 1 = 1
 X + X’ = 1
 X . 0 = 0
 X . 1 = X
 X . X = X
 X . X’ = 0
 X + Y = Y + X
 X + (Y + Z) = (X + Y) + Z
 X + (Y . Z) = (X + Y) . (X + Z)
 X + (X . Y) = X
 X . Y = Y . X
 X . (Y . Z) = (X . Y) . Z
 X . (Y + Z) = X . Y + X . Z
 X . (X + Y)= X

FCI Minia University 2021 © 7
Boolean Algebra
 X . Y + X . Y’ = X
 (X + Y) . (X + Y’) = X
 X + (X’ . Y) = X + Y
 X . (X’ + Y)= X . Y
 (X . Y)’ = X’ + Y’
 (X + Y)’ = X’ . Y’

FCI Minia University 2021 © 8
Gates and Truth table
Name Buffer NOT AND NAND OR NOR XOR XNOR
Algebra
Expression
Input = A
Out = A
Input = A
Out = A’
Input = A,B
Out = A . B
Input = A,B
Out = A’ . B’
Input = A,B
Out = A + B
Input = A,B
Out = A’ + B’
Input = A,B
Out =A Ꚛ B
Input = A,B
Out = A’ Ꚛ B’
Symbol
Truth Table

FCI Minia University 2021 © 9
Tools
Java Runtime platform.
Hardware Simulator.
Text Editor.
Nand2teries Application.
Tool Documentation.

FCI Minia University 2021 © 10
Tools
Pin
Values
HDL
Program
Test
Script
Simulator
Control

FCI Minia University 2021 © 11
Tools
For the hardware simulator program, we have 4 files for each gate:
Hardware description language file, EX: And.hdl
Test script file, Ex: And.tst
Output file, Ex: And.out
We
create
Program
create
Compare file, EX: And.cmp
Form
Nand2teries

FCI Minia University 2021 © 12
Tools
Common rules for write gate by hardware decryption language
(HDL):
We write the chip name.
We write the input parameters.
We write the output parameters.
We write the function of the gate.

FCI Minia University 2021 © 13
And Gate
The And gate by the Nand gate.
And(a,b) = Not(Nand(a,b))

FCI Minia University 2021 © 14
And Gate
Build the And gate.
a
b
x out

FCI Minia University 2021 © 15
Assignment
Build the (Or gate) using Nand gate.

FCI Minia University 2021 © 16