SlideShare uma empresa Scribd logo
1 de 24
Baixar para ler offline
EMBEDDED
COMPUTING
T S PRADEEP KUMAR
http://www.pradeepkumar.org
Characteristics of Embedded Computing
• To provide sophisticated
• Complex Algorithms
• User Interface
• To meet deadlines
• Real time
• Multi rate
• Costs
• Manufacturing cost
• Power and Energy
Why use microprocessors?
Microprocessors are a very efficient
way to implement digital systems.
Microprocessors make it easier to design families of products
that can be built to provide various feature sets at different
price points and can be extended to provide new features to
keep up with rapidly changing markets.
Why use microprocessors?
Microprocessor executes program very efficiently. Some times
one instruction per cycle. Sometime several instructions per
cycle using multicore processor
Second, microprocessor manufacturers spend a great deal of
money to make their CPUs run very fast. They hire large
teams of designers to tweak every aspect of the
microprocessor to make it run at the highest possible speed.
Why use microprocessors?
• Microprocessors are a very efficient way to implement digital
systems.
• Microprocessors make it easier to design families of products
that can be built to provide various feature sets at different price
points and can be extended to provide new features to keep up
with rapidly changing markets.
• Microprocessor executes program very efficiently. Some times
one instruction per cycle. Sometime several instructions per
cycle using multicore processor
• Second, microprocessor manufacturers spend a great deal of
money to make their CPUs run very fast. They hire large teams
of designers to tweak every aspect of the microprocessor to
make it run at the highest possible speed.
Challenges in Embedded Computing
• How much hardware do we need?
• How do we meet deadlines?
• How do we minimize power consumption?
• How do we design for upgradability?

Does it really work?
• Complex testing
• Limited observability and controllability
• Restricted development environment
Performance in Embedded Computing
• CPU - The CPU clearly influences the behavior of the program,
particularly when the CPU is a pipelined processor with a cache.
• Platform: The platform includes the bus and I/O devices. The platform
components that surround the CPU are responsible for feeding the
CPU and can dramatically affect its performance.
• Program: Programs are very large and the CPU sees only a small
window of the program at a time. We must consider the structure of
the entire program to determine its overall behavior.
• Task: We generally run several programs simultaneously on a CPU,
creating a multitasking system. The tasks interact with each other in
ways that have profound implications for performance.
• Multiprocessor: Many embedded systems have more than one
processor— they may include multiple programmable CPUs as well as
accelerators.
Computer Specifications
Processor Core i7
Variant 7700
Clock Speed 3.6GHz
Cores 4/8
Cache 8MB
System Memory DDR4-2400, DDR3L-1600
Graphics Processor Intel HD Graphics 630
Hard Disk SSD
Ports RJ45, HDMI, USB, COM, ThunderBolt
Network Wi-Fi 802.11, Bluetooth
Bus Speed 8 GT/s
Random Access Memory (RAM)
Processor
Cache Memory
Cache Memory
PRADEEP KUMAR TS
Computer Function
Friday, July 27, 2012 13
Computer Function
• Program Counter
• Contains the address of the next Instruction
• Instruction Register
• Contains the address of the current instruction
• Memory Buffer Register (MBR)
• contains the data to be written into memory or receives the data
read from memory.
• Memory Address Register (MAR)
• specifies the address in memory for the next read or write
Computer Function
• I/O Address register
• specifies a particular I/O device
• IO Buffer register
• is used for the exchange of data between an I/O module and the
CPU.
• Memory Module
• consists of a set of locations, defined by sequentially numbered
addresses.
• IO Module
• An I/O module transfers data from external devices to CPU and
memory, and vice versa. It contains internal buffers for temporarily
holding these data until they can be sent on..
Computer Function
• Processor-memory
• Data may be transferred from processor to memory or from memory to
processor.
• Processor-I/O
• Data may be transferred to or from a peripheral device by transferring
between the processor and an I/O module.
• Data processing
• The processor may perform some arithmetic or logic operation on data.
• Control
• An instruction may specify that the sequence of execution be altered. For
example, the processor may fetch an instruction from location 149, which
specifies that the next instruction be from location 182. The processor will
remember this fact by setting the program counter to 182.Thus, on the next
fetch cycle, the instruction will be fetched from location 182 rather than 150.
Family of Microcontrollers
Intel 4004
• first single-chip microprocessor
• Introduced November 15, 1971
• Clock rate 740 kHz
• 0.07 MIPS
• Bus Width 8 bits (multiplexed address/data due to limited pins)
• PMOS
• Number of Transistors 2,300 at 10 µm
• Addressable Memory 640 bytes
• Program Memory 4 KB (4 KB)
• One of the earliest Commercial Microprocessors
• Originally designed to be used in Busicom calculator
Intel 4004
Family of Microcontrollers
• 8008
• Introduced April 1, 1972
• Clock rate 500 kHz (8008–1: 800 kHz)
• 0.05 MIPS
• Bus Width 8 bits (multiplexed address/data due to limited pins)
• Enhancement load PMOS logic
• Number of Transistors 3,500 at 10 µm
• Addressable memory 16 KB
• Typical in early 8 bit microcomputers, dumb terminals, general
calculators
• Developed in tandem with 4004
• Originally intended for use in the Datapoint 2200 microcomputer
• Key volume deployment in Texas Instruments 742
microcomputer in >3,000 Ford dealerships
Family of Microcontrollers
8080
• Introduced April 1, 1974
• Clock rate 2 MHz (very rare 8080B: 3 MHz)
• 0.64 MIPS
• Bus Width 8 bits data, 16 bits address
• Enhancement load NMOS logic
• Number of Transistors 6,000
• Assembly language downwards compatible with 8008.
• Addressable memory 64 KB
• Up to 10X the performance of the 8008
• Used in the Altair 8800, Traffic light controller, cruise missile
• Required six support chips versus 20 for the 8008
Family of Microcontrollers
8085
• Introduced March 1976
• Clock rate 3 MHz
• 0.37 MIPS
• Bus Width 8 bits data, 16 bits address
• Depletion load NMOS logic
• Number of Transistors 6,500 at 3 µm
• Binary compatible downwards with the 8080.
• Used in Toledo scales. Also was used as a computer peripheral
controller – modems, harddisks,printers, etc...
• CMOS 80C85 in Mars Sojourner, Radio Shack Model 100 portable.
• High level of integration, operating for the first time on a single 5 volt
power supply, from 12 volts previously. Also featured serial I/O,
3 maskable interrupts,1 Non-maskable interrupt,1 externally
expandable interrupt w/[8259],status,DMA.
Intel 8051
• The 8051 architecture provides many functions
(CPU, RAM, ROM, I/O, interrupt logic, timer, etc.) in a
single package
• 8-bit ALU, Accumulator and 8-bit Registers; hence it is an 8-
bit microcontroller
• 8-bit data bus – It can access 8 bits of data in one operation
• 16-bit address bus – It can access 216 memory locations –
64 KB (65536 locations) each of RAM and ROM
• On-chip RAM – 128 bytes (data memory)
• On-chip ROM – 4 Kbyte (program memory)
• Four byte bi-directional input/output port
• UART (serial port)
• Two 16-bit Counter/timers
• Interrupt priority
• Power saving mode (on some derivatives)
Intel 8051
ARM
• Application Profile
• Application profiles implement a traditional ARM architecture with
multiple modes and support a virtual memory system architecture
based on an MMU. These profiles support both ARM and Thumb
instruction sets.
• Real Time Profile
• Real-time profiles implement a traditional ARM architecture with
multiple modes and support a protected memory system architecture
based on an MPU.
• Microcontroller Profile
• Microcontroller profiles implement a programmers' model designed for
fast interrupt processing, with hardware stacking of registers and
support for writing interrupt handlers in high-level languages. The
processor is designed for integration into an FPGA and is ideal for use
in very low power applications.

Mais conteúdo relacionado

Mais procurados

SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design ApproachA B Shinde
 
System on chip architectures
System on chip architecturesSystem on chip architectures
System on chip architecturesA B Shinde
 
Embedded system design challenges
Embedded system design challenges Embedded system design challenges
Embedded system design challenges Aditya Kamble
 
IoT Programming on the Raspberry Pi
IoT Programming on the Raspberry PiIoT Programming on the Raspberry Pi
IoT Programming on the Raspberry PiDamien Magoni
 
Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip A B Shinde
 
SOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA  & CoreConnectSOC Interconnects: AMBA  & CoreConnect
SOC Interconnects: AMBA & CoreConnectA B Shinde
 
Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Harshit Srivastava
 
chap 18 multicore computers
chap 18 multicore computers chap 18 multicore computers
chap 18 multicore computers Sher Shah Merkhel
 
Design challenges in embedded systems
Design challenges in embedded systemsDesign challenges in embedded systems
Design challenges in embedded systemsmahalakshmimalini
 
Embedded system design process
Embedded system design processEmbedded system design process
Embedded system design processRayees CK
 
SOC Chip Basics
SOC Chip BasicsSOC Chip Basics
SOC Chip BasicsA B Shinde
 
05. performance-concepts-26-slides
05. performance-concepts-26-slides05. performance-concepts-26-slides
05. performance-concepts-26-slidesMuhammad Ahad
 
SOC Processors Used in SOC
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOCA B Shinde
 

Mais procurados (20)

SOC System Design Approach
SOC System Design ApproachSOC System Design Approach
SOC System Design Approach
 
System on Chip (SoC)
System on Chip (SoC)System on Chip (SoC)
System on Chip (SoC)
 
System on chip architectures
System on chip architecturesSystem on chip architectures
System on chip architectures
 
Embedded system design challenges
Embedded system design challenges Embedded system design challenges
Embedded system design challenges
 
SOC Design Challenges and Practices
SOC Design Challenges and PracticesSOC Design Challenges and Practices
SOC Design Challenges and Practices
 
IoT Programming on the Raspberry Pi
IoT Programming on the Raspberry PiIoT Programming on the Raspberry Pi
IoT Programming on the Raspberry Pi
 
07 input output
07 input output07 input output
07 input output
 
Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip
 
SOC Interconnects: AMBA & CoreConnect
SOC Interconnects: AMBA  & CoreConnectSOC Interconnects: AMBA  & CoreConnect
SOC Interconnects: AMBA & CoreConnect
 
Introduction to intel galileo board gen2
Introduction to intel galileo board gen2Introduction to intel galileo board gen2
Introduction to intel galileo board gen2
 
chap 18 multicore computers
chap 18 multicore computers chap 18 multicore computers
chap 18 multicore computers
 
Chapter04
Chapter04Chapter04
Chapter04
 
Design challenges in embedded systems
Design challenges in embedded systemsDesign challenges in embedded systems
Design challenges in embedded systems
 
Embedded system design process
Embedded system design processEmbedded system design process
Embedded system design process
 
SOC Chip Basics
SOC Chip BasicsSOC Chip Basics
SOC Chip Basics
 
05. performance-concepts-26-slides
05. performance-concepts-26-slides05. performance-concepts-26-slides
05. performance-concepts-26-slides
 
Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
 
Embedded systems
Embedded systemsEmbedded systems
Embedded systems
 
SOC Processors Used in SOC
SOC Processors Used in SOCSOC Processors Used in SOC
SOC Processors Used in SOC
 
Chapter11
Chapter11Chapter11
Chapter11
 

Destaque

Virtual classrooms and labs using Big Blue Button
Virtual classrooms and labs using Big Blue ButtonVirtual classrooms and labs using Big Blue Button
Virtual classrooms and labs using Big Blue ButtonPradeep Kumar TS
 
Functions of osi layer in computer networks
Functions of osi layer in computer networksFunctions of osi layer in computer networks
Functions of osi layer in computer networksPradeep Kumar TS
 
IEEE 802 Standard for Computer Networks
IEEE 802 Standard for Computer NetworksIEEE 802 Standard for Computer Networks
IEEE 802 Standard for Computer NetworksPradeep Kumar TS
 
Lecture 3,4 operating systems
Lecture 3,4   operating systemsLecture 3,4   operating systems
Lecture 3,4 operating systemsPradeep Kumar TS
 
Software Defined Networking - 1
Software Defined Networking - 1Software Defined Networking - 1
Software Defined Networking - 1Pradeep Kumar TS
 
Power Aware Routing in Adhoc Networks
Power Aware Routing in Adhoc NetworksPower Aware Routing in Adhoc Networks
Power Aware Routing in Adhoc NetworksPradeep Kumar TS
 
Evaluation in higher education
Evaluation in higher educationEvaluation in higher education
Evaluation in higher educationPradeep Kumar TS
 
Software Defined Networking - 3
Software Defined Networking - 3Software Defined Networking - 3
Software Defined Networking - 3Pradeep Kumar TS
 
Energy efficient multicasting protocol
Energy efficient multicasting protocolEnergy efficient multicasting protocol
Energy efficient multicasting protocolPradeep Kumar TS
 
Location Aided Routing (LAR)
Location Aided Routing (LAR) Location Aided Routing (LAR)
Location Aided Routing (LAR) Pradeep Kumar TS
 
issues in desigining routing protocols
 issues in desigining routing protocols issues in desigining routing protocols
issues in desigining routing protocolsPradeep Kumar TS
 
Survey of Operating Systems for the IoT Environment
Survey of Operating Systems for the IoT EnvironmentSurvey of Operating Systems for the IoT Environment
Survey of Operating Systems for the IoT EnvironmentEswar Publications
 
Multicast routing protocols in adhoc networks
Multicast routing protocols in adhoc networksMulticast routing protocols in adhoc networks
Multicast routing protocols in adhoc networksPradeep Kumar TS
 

Destaque (20)

Introduction to TCP
Introduction to TCPIntroduction to TCP
Introduction to TCP
 
Virtual classrooms and labs using Big Blue Button
Virtual classrooms and labs using Big Blue ButtonVirtual classrooms and labs using Big Blue Button
Virtual classrooms and labs using Big Blue Button
 
Tracing and awk in ns2
Tracing and awk in ns2Tracing and awk in ns2
Tracing and awk in ns2
 
OSI Layers
OSI Layers OSI Layers
OSI Layers
 
Functions of osi layer in computer networks
Functions of osi layer in computer networksFunctions of osi layer in computer networks
Functions of osi layer in computer networks
 
IEEE 802 Standard for Computer Networks
IEEE 802 Standard for Computer NetworksIEEE 802 Standard for Computer Networks
IEEE 802 Standard for Computer Networks
 
Lecture 7 cpu scheduling
Lecture 7   cpu schedulingLecture 7   cpu scheduling
Lecture 7 cpu scheduling
 
Lecture 3,4 operating systems
Lecture 3,4   operating systemsLecture 3,4   operating systems
Lecture 3,4 operating systems
 
Software Defined Networking - 1
Software Defined Networking - 1Software Defined Networking - 1
Software Defined Networking - 1
 
Operating System fo IoT
Operating System fo IoTOperating System fo IoT
Operating System fo IoT
 
packet radio networks
packet radio networkspacket radio networks
packet radio networks
 
Power Aware Routing in Adhoc Networks
Power Aware Routing in Adhoc NetworksPower Aware Routing in Adhoc Networks
Power Aware Routing in Adhoc Networks
 
Evaluation in higher education
Evaluation in higher educationEvaluation in higher education
Evaluation in higher education
 
Software Defined Networking - 3
Software Defined Networking - 3Software Defined Networking - 3
Software Defined Networking - 3
 
Energy efficient multicasting protocol
Energy efficient multicasting protocolEnergy efficient multicasting protocol
Energy efficient multicasting protocol
 
Location Aided Routing (LAR)
Location Aided Routing (LAR) Location Aided Routing (LAR)
Location Aided Routing (LAR)
 
issues in desigining routing protocols
 issues in desigining routing protocols issues in desigining routing protocols
issues in desigining routing protocols
 
Survey of Operating Systems for the IoT Environment
Survey of Operating Systems for the IoT EnvironmentSurvey of Operating Systems for the IoT Environment
Survey of Operating Systems for the IoT Environment
 
Multicast routing protocols in adhoc networks
Multicast routing protocols in adhoc networksMulticast routing protocols in adhoc networks
Multicast routing protocols in adhoc networks
 
Cs problem [repaired]
Cs problem [repaired]Cs problem [repaired]
Cs problem [repaired]
 

Semelhante a Challenges in Embedded Computing

1. Introduction to Microprocessor.pptx
1. Introduction to Microprocessor.pptx1. Introduction to Microprocessor.pptx
1. Introduction to Microprocessor.pptxISMT College
 
Introduction to embedded System.pptx
Introduction to embedded System.pptxIntroduction to embedded System.pptx
Introduction to embedded System.pptxPratik Gohel
 
I. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.pptI. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.pptHAriesOa1
 
Summer training embedded system and its scope
Summer training  embedded system and its scopeSummer training  embedded system and its scope
Summer training embedded system and its scopeArshit Rai
 
Module -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptxModule -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptxDrVaibhavMeshram
 
Basics of micro controllers for biginners
Basics of  micro controllers for biginnersBasics of  micro controllers for biginners
Basics of micro controllers for biginnersGerwin Makanyanga
 
Embedded systems introduction
Embedded systems introductionEmbedded systems introduction
Embedded systems introductionmohamed drahem
 
Micro controller
Micro controllerMicro controller
Micro controllerDevi Prasad
 
Mces MOD 1.pptx
Mces MOD 1.pptxMces MOD 1.pptx
Mces MOD 1.pptxRadhaC10
 
Unit 1 processormemoryorganisation
Unit 1 processormemoryorganisationUnit 1 processormemoryorganisation
Unit 1 processormemoryorganisationKarunamoorthy B
 
Unit 2 processor&memory-organisation
Unit 2 processor&memory-organisationUnit 2 processor&memory-organisation
Unit 2 processor&memory-organisationPavithra S
 
OpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC SystemsOpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC SystemsHPCC Systems
 
introduction of microprocessor
introduction of microprocessorintroduction of microprocessor
introduction of microprocessorReetika Singh
 
introduction to microprocessors
introduction to microprocessorsintroduction to microprocessors
introduction to microprocessorssudheerkethamreddy
 

Semelhante a Challenges in Embedded Computing (20)

1. Introduction to Microprocessor.pptx
1. Introduction to Microprocessor.pptx1. Introduction to Microprocessor.pptx
1. Introduction to Microprocessor.pptx
 
Introduction to embedded System.pptx
Introduction to embedded System.pptxIntroduction to embedded System.pptx
Introduction to embedded System.pptx
 
PILOT Session for Embedded Systems
PILOT Session for Embedded Systems PILOT Session for Embedded Systems
PILOT Session for Embedded Systems
 
I. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.pptI. Introduction to Microprocessor System.ppt
I. Introduction to Microprocessor System.ppt
 
Summer training embedded system and its scope
Summer training  embedded system and its scopeSummer training  embedded system and its scope
Summer training embedded system and its scope
 
Module -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptxModule -4_microprocessor (1).pptx
Module -4_microprocessor (1).pptx
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
Processors selection
Processors selectionProcessors selection
Processors selection
 
Basics of micro controllers for biginners
Basics of  micro controllers for biginnersBasics of  micro controllers for biginners
Basics of micro controllers for biginners
 
Embedded systems introduction
Embedded systems introductionEmbedded systems introduction
Embedded systems introduction
 
Processors
ProcessorsProcessors
Processors
 
Chapter12
Chapter12Chapter12
Chapter12
 
Micro controller
Micro controllerMicro controller
Micro controller
 
Networking fundamentals
Networking fundamentalsNetworking fundamentals
Networking fundamentals
 
Mces MOD 1.pptx
Mces MOD 1.pptxMces MOD 1.pptx
Mces MOD 1.pptx
 
Unit 1 processormemoryorganisation
Unit 1 processormemoryorganisationUnit 1 processormemoryorganisation
Unit 1 processormemoryorganisation
 
Unit 2 processor&memory-organisation
Unit 2 processor&memory-organisationUnit 2 processor&memory-organisation
Unit 2 processor&memory-organisation
 
OpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC SystemsOpenPOWER Acceleration of HPCC Systems
OpenPOWER Acceleration of HPCC Systems
 
introduction of microprocessor
introduction of microprocessorintroduction of microprocessor
introduction of microprocessor
 
introduction to microprocessors
introduction to microprocessorsintroduction to microprocessors
introduction to microprocessors
 

Mais de Pradeep Kumar TS

Digital Portfolio and Footprint
Digital Portfolio and FootprintDigital Portfolio and Footprint
Digital Portfolio and FootprintPradeep Kumar TS
 
Software Define Networking (SDN)
Software Define Networking (SDN)Software Define Networking (SDN)
Software Define Networking (SDN)Pradeep Kumar TS
 
What next - Career Enhancement of Graduates
What next - Career Enhancement of GraduatesWhat next - Career Enhancement of Graduates
What next - Career Enhancement of GraduatesPradeep Kumar TS
 
Higher Order Thinking - Question paper setting
Higher Order Thinking - Question paper settingHigher Order Thinking - Question paper setting
Higher Order Thinking - Question paper settingPradeep Kumar TS
 
IoT Communication Protocols
IoT Communication ProtocolsIoT Communication Protocols
IoT Communication ProtocolsPradeep Kumar TS
 
RPL - Routing Protocol for Low Power and Lossy Networks
RPL - Routing Protocol for Low Power and Lossy NetworksRPL - Routing Protocol for Low Power and Lossy Networks
RPL - Routing Protocol for Low Power and Lossy NetworksPradeep Kumar TS
 
Recompiling network simulator 2
Recompiling network simulator 2Recompiling network simulator 2
Recompiling network simulator 2Pradeep Kumar TS
 
OTcl and C++ linkages in NS2
OTcl and C++ linkages in NS2OTcl and C++ linkages in NS2
OTcl and C++ linkages in NS2Pradeep Kumar TS
 
Wired and Wireless Examples in ns2
Wired and Wireless Examples in ns2Wired and Wireless Examples in ns2
Wired and Wireless Examples in ns2Pradeep Kumar TS
 
Software Defined Networking - 2
Software Defined Networking - 2Software Defined Networking - 2
Software Defined Networking - 2Pradeep Kumar TS
 
Issues in routing protocol
Issues in routing protocolIssues in routing protocol
Issues in routing protocolPradeep Kumar TS
 

Mais de Pradeep Kumar TS (20)

Digital Portfolio and Footprint
Digital Portfolio and FootprintDigital Portfolio and Footprint
Digital Portfolio and Footprint
 
Open book Examination
Open book ExaminationOpen book Examination
Open book Examination
 
Software Define Networking (SDN)
Software Define Networking (SDN)Software Define Networking (SDN)
Software Define Networking (SDN)
 
What next - Career Enhancement of Graduates
What next - Career Enhancement of GraduatesWhat next - Career Enhancement of Graduates
What next - Career Enhancement of Graduates
 
Protothreads
ProtothreadsProtothreads
Protothreads
 
6LoWPAN
6LoWPAN 6LoWPAN
6LoWPAN
 
Software Defined Networks
Software Defined NetworksSoftware Defined Networks
Software Defined Networks
 
Higher Order Thinking - Question paper setting
Higher Order Thinking - Question paper settingHigher Order Thinking - Question paper setting
Higher Order Thinking - Question paper setting
 
IoT Communication Protocols
IoT Communication ProtocolsIoT Communication Protocols
IoT Communication Protocols
 
IoT Applications
IoT ApplicationsIoT Applications
IoT Applications
 
RPL - Routing Protocol for Low Power and Lossy Networks
RPL - Routing Protocol for Low Power and Lossy NetworksRPL - Routing Protocol for Low Power and Lossy Networks
RPL - Routing Protocol for Low Power and Lossy Networks
 
Mannasim for NS2
Mannasim for NS2Mannasim for NS2
Mannasim for NS2
 
Recompiling network simulator 2
Recompiling network simulator 2Recompiling network simulator 2
Recompiling network simulator 2
 
OTcl and C++ linkages in NS2
OTcl and C++ linkages in NS2OTcl and C++ linkages in NS2
OTcl and C++ linkages in NS2
 
Wired and Wireless Examples in ns2
Wired and Wireless Examples in ns2Wired and Wireless Examples in ns2
Wired and Wireless Examples in ns2
 
Installation of ns2
Installation of ns2Installation of ns2
Installation of ns2
 
Introduction to ns2
Introduction to ns2Introduction to ns2
Introduction to ns2
 
Software Defined Networking - 2
Software Defined Networking - 2Software Defined Networking - 2
Software Defined Networking - 2
 
Issues in routing protocol
Issues in routing protocolIssues in routing protocol
Issues in routing protocol
 
Introduction to MANETs
Introduction to MANETsIntroduction to MANETs
Introduction to MANETs
 

Último

Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)dollysharma2066
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024hassan khalil
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...Chandu841456
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncssuser2ae721
 
computer application and construction management
computer application and construction managementcomputer application and construction management
computer application and construction managementMariconPadriquez1
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catcherssdickerson1
 
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptxApplication of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx959SahilShah
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxPoojaBan
 
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxArtificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxbritheesh05
 
An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptxAn introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptxPurva Nikam
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 

Último (20)

Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
 
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
 
An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...An experimental study in using natural admixture as an alternative for chemic...
An experimental study in using natural admixture as an alternative for chemic...
 
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsyncWhy does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
Why does (not) Kafka need fsync: Eliminating tail latency spikes caused by fsync
 
computer application and construction management
computer application and construction managementcomputer application and construction management
computer application and construction management
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
 
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptxApplication of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 
Heart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptxHeart Disease Prediction using machine learning.pptx
Heart Disease Prediction using machine learning.pptx
 
Artificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptxArtificial-Intelligence-in-Electronics (K).pptx
Artificial-Intelligence-in-Electronics (K).pptx
 
An introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptxAn introduction to Semiconductor and its types.pptx
An introduction to Semiconductor and its types.pptx
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 

Challenges in Embedded Computing

  • 1. EMBEDDED COMPUTING T S PRADEEP KUMAR http://www.pradeepkumar.org
  • 2. Characteristics of Embedded Computing • To provide sophisticated • Complex Algorithms • User Interface • To meet deadlines • Real time • Multi rate • Costs • Manufacturing cost • Power and Energy
  • 3. Why use microprocessors? Microprocessors are a very efficient way to implement digital systems. Microprocessors make it easier to design families of products that can be built to provide various feature sets at different price points and can be extended to provide new features to keep up with rapidly changing markets.
  • 4. Why use microprocessors? Microprocessor executes program very efficiently. Some times one instruction per cycle. Sometime several instructions per cycle using multicore processor Second, microprocessor manufacturers spend a great deal of money to make their CPUs run very fast. They hire large teams of designers to tweak every aspect of the microprocessor to make it run at the highest possible speed.
  • 5. Why use microprocessors? • Microprocessors are a very efficient way to implement digital systems. • Microprocessors make it easier to design families of products that can be built to provide various feature sets at different price points and can be extended to provide new features to keep up with rapidly changing markets. • Microprocessor executes program very efficiently. Some times one instruction per cycle. Sometime several instructions per cycle using multicore processor • Second, microprocessor manufacturers spend a great deal of money to make their CPUs run very fast. They hire large teams of designers to tweak every aspect of the microprocessor to make it run at the highest possible speed.
  • 6. Challenges in Embedded Computing • How much hardware do we need? • How do we meet deadlines? • How do we minimize power consumption? • How do we design for upgradability?
 Does it really work? • Complex testing • Limited observability and controllability • Restricted development environment
  • 7. Performance in Embedded Computing • CPU - The CPU clearly influences the behavior of the program, particularly when the CPU is a pipelined processor with a cache. • Platform: The platform includes the bus and I/O devices. The platform components that surround the CPU are responsible for feeding the CPU and can dramatically affect its performance. • Program: Programs are very large and the CPU sees only a small window of the program at a time. We must consider the structure of the entire program to determine its overall behavior. • Task: We generally run several programs simultaneously on a CPU, creating a multitasking system. The tasks interact with each other in ways that have profound implications for performance. • Multiprocessor: Many embedded systems have more than one processor— they may include multiple programmable CPUs as well as accelerators.
  • 8. Computer Specifications Processor Core i7 Variant 7700 Clock Speed 3.6GHz Cores 4/8 Cache 8MB System Memory DDR4-2400, DDR3L-1600 Graphics Processor Intel HD Graphics 630 Hard Disk SSD Ports RJ45, HDMI, USB, COM, ThunderBolt Network Wi-Fi 802.11, Bluetooth Bus Speed 8 GT/s
  • 13. PRADEEP KUMAR TS Computer Function Friday, July 27, 2012 13
  • 14. Computer Function • Program Counter • Contains the address of the next Instruction • Instruction Register • Contains the address of the current instruction • Memory Buffer Register (MBR) • contains the data to be written into memory or receives the data read from memory. • Memory Address Register (MAR) • specifies the address in memory for the next read or write
  • 15. Computer Function • I/O Address register • specifies a particular I/O device • IO Buffer register • is used for the exchange of data between an I/O module and the CPU. • Memory Module • consists of a set of locations, defined by sequentially numbered addresses. • IO Module • An I/O module transfers data from external devices to CPU and memory, and vice versa. It contains internal buffers for temporarily holding these data until they can be sent on..
  • 16. Computer Function • Processor-memory • Data may be transferred from processor to memory or from memory to processor. • Processor-I/O • Data may be transferred to or from a peripheral device by transferring between the processor and an I/O module. • Data processing • The processor may perform some arithmetic or logic operation on data. • Control • An instruction may specify that the sequence of execution be altered. For example, the processor may fetch an instruction from location 149, which specifies that the next instruction be from location 182. The processor will remember this fact by setting the program counter to 182.Thus, on the next fetch cycle, the instruction will be fetched from location 182 rather than 150.
  • 17. Family of Microcontrollers Intel 4004 • first single-chip microprocessor • Introduced November 15, 1971 • Clock rate 740 kHz • 0.07 MIPS • Bus Width 8 bits (multiplexed address/data due to limited pins) • PMOS • Number of Transistors 2,300 at 10 µm • Addressable Memory 640 bytes • Program Memory 4 KB (4 KB) • One of the earliest Commercial Microprocessors • Originally designed to be used in Busicom calculator
  • 19. Family of Microcontrollers • 8008 • Introduced April 1, 1972 • Clock rate 500 kHz (8008–1: 800 kHz) • 0.05 MIPS • Bus Width 8 bits (multiplexed address/data due to limited pins) • Enhancement load PMOS logic • Number of Transistors 3,500 at 10 µm • Addressable memory 16 KB • Typical in early 8 bit microcomputers, dumb terminals, general calculators • Developed in tandem with 4004 • Originally intended for use in the Datapoint 2200 microcomputer • Key volume deployment in Texas Instruments 742 microcomputer in >3,000 Ford dealerships
  • 20. Family of Microcontrollers 8080 • Introduced April 1, 1974 • Clock rate 2 MHz (very rare 8080B: 3 MHz) • 0.64 MIPS • Bus Width 8 bits data, 16 bits address • Enhancement load NMOS logic • Number of Transistors 6,000 • Assembly language downwards compatible with 8008. • Addressable memory 64 KB • Up to 10X the performance of the 8008 • Used in the Altair 8800, Traffic light controller, cruise missile • Required six support chips versus 20 for the 8008
  • 21. Family of Microcontrollers 8085 • Introduced March 1976 • Clock rate 3 MHz • 0.37 MIPS • Bus Width 8 bits data, 16 bits address • Depletion load NMOS logic • Number of Transistors 6,500 at 3 µm • Binary compatible downwards with the 8080. • Used in Toledo scales. Also was used as a computer peripheral controller – modems, harddisks,printers, etc... • CMOS 80C85 in Mars Sojourner, Radio Shack Model 100 portable. • High level of integration, operating for the first time on a single 5 volt power supply, from 12 volts previously. Also featured serial I/O, 3 maskable interrupts,1 Non-maskable interrupt,1 externally expandable interrupt w/[8259],status,DMA.
  • 22. Intel 8051 • The 8051 architecture provides many functions (CPU, RAM, ROM, I/O, interrupt logic, timer, etc.) in a single package • 8-bit ALU, Accumulator and 8-bit Registers; hence it is an 8- bit microcontroller • 8-bit data bus – It can access 8 bits of data in one operation • 16-bit address bus – It can access 216 memory locations – 64 KB (65536 locations) each of RAM and ROM • On-chip RAM – 128 bytes (data memory) • On-chip ROM – 4 Kbyte (program memory) • Four byte bi-directional input/output port • UART (serial port) • Two 16-bit Counter/timers • Interrupt priority • Power saving mode (on some derivatives)
  • 24. ARM • Application Profile • Application profiles implement a traditional ARM architecture with multiple modes and support a virtual memory system architecture based on an MMU. These profiles support both ARM and Thumb instruction sets. • Real Time Profile • Real-time profiles implement a traditional ARM architecture with multiple modes and support a protected memory system architecture based on an MPU. • Microcontroller Profile • Microcontroller profiles implement a programmers' model designed for fast interrupt processing, with hardware stacking of registers and support for writing interrupt handlers in high-level languages. The processor is designed for integration into an FPGA and is ideal for use in very low power applications.