SlideShare uma empresa Scribd logo
1 de 40
FPGA Architecture
Presentation Overview ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Designer’s Choice ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Designer’s Choice ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FPGA – A Quick Look ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FPGA – A Detailed Look ,[object Object],[object Object],[object Object],[object Object]
A Fictitious FPGA Architecture (With Multiplexer As Functionally Complete Cell) ,[object Object]
Interconnection Framework ,[object Object],[object Object],[object Object],[object Object],[object Object]
Interconnection Framework ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Field Programmability ,[object Object],[object Object],[object Object],[object Object],[object Object]
Technology of Programmable Elements ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
SRAM Programming Technology ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Anti-fuse Programming Technology ,[object Object],[object Object],[object Object]
Anti-fuse Programming Technology ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
EPROM, EEPROM or Flash Based Programming Technology ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
EPROM Programming Technology ,[object Object],[object Object]
EPROM Programming Technology ,[object Object],[object Object],[object Object],[object Object]
EEPROM Programming Technology ,[object Object],[object Object],[object Object],[object Object],[object Object]
EEPROM Programming Technology
EEPROM Programming Technology ,[object Object],[object Object],[object Object],[object Object]
An Example ,[object Object],[object Object]
FPGA Implementation of Modulo-4 Counter
Design Steps Involved in Designing With FPGAs ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Commercially Available Devices ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Xilinx FPGAs ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
XC 4000 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
XC4000 ,[object Object]
XC 4000 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
ALTERA CPLDS ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
MAX 5000 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
MAX 5000 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
MAX 5000 ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
SRAM FPGA -- EEPROM FPGA  ,[object Object]
SRAM FPGA -- EEPROM FPGA  ,[object Object]
SRAM FPGA -- EEPROM FPGA  ,[object Object],[object Object]
SRAM FPGA -- EEPROM FPGA  ,[object Object]
Product – FPGA vs ASIC ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FPGA/ASIC Crossover Changes  150nm / 200mm ASICs Production Volume Cost 90nm / 300mm ASICs 150nm / 200mm FPGAs 90nm / 300mm FPGAs FPGA Cost Advantage ASIC Cost Advantage FPGA Cost Advantage ASIC Cost Advantage FPGA Cost Advantage
Taxonomy of FPGAs
Thanks  Ranvir

Mais conteúdo relacionado

Mais procurados (20)

Asic design
Asic designAsic design
Asic design
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
Physical design
Physical design Physical design
Physical design
 
Altera flex
Altera flexAltera flex
Altera flex
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
 
ARM CORTEX M3 PPT
ARM CORTEX M3 PPTARM CORTEX M3 PPT
ARM CORTEX M3 PPT
 
FPGA
FPGAFPGA
FPGA
 
Xilinx lca and altera flex
Xilinx lca and altera flexXilinx lca and altera flex
Xilinx lca and altera flex
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi Synthesis
 
Seminar on field programmable gate array
Seminar on field programmable gate arraySeminar on field programmable gate array
Seminar on field programmable gate array
 
Fpga
FpgaFpga
Fpga
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
 
Session 2,3 FPGAs
Session 2,3 FPGAsSession 2,3 FPGAs
Session 2,3 FPGAs
 
VLSI Physical Design Flow(http://www.vlsisystemdesign.com)
VLSI Physical Design Flow(http://www.vlsisystemdesign.com)VLSI Physical Design Flow(http://www.vlsisystemdesign.com)
VLSI Physical Design Flow(http://www.vlsisystemdesign.com)
 
ASIC vs SOC vs FPGA
ASIC  vs SOC  vs FPGAASIC  vs SOC  vs FPGA
ASIC vs SOC vs FPGA
 
Pic microcontroller architecture
Pic microcontroller architecturePic microcontroller architecture
Pic microcontroller architecture
 
FPGAs : An Overview
FPGAs : An OverviewFPGAs : An Overview
FPGAs : An Overview
 
Field Programmable Gate Array: Building Blocks and Interconnections
Field Programmable Gate Array: Building Blocks and InterconnectionsField Programmable Gate Array: Building Blocks and Interconnections
Field Programmable Gate Array: Building Blocks and Interconnections
 

Destaque

Parallel Computing in JS
Parallel Computing in JSParallel Computing in JS
Parallel Computing in JSAhmed Gaber
 
Dressipi - Personalised recommendation engine for fashion consumers
Dressipi - Personalised recommendation engine for fashion consumersDressipi - Personalised recommendation engine for fashion consumers
Dressipi - Personalised recommendation engine for fashion consumersProject Juno
 
LTE implementation using XILINX FPGA
LTE implementation using XILINX FPGALTE implementation using XILINX FPGA
LTE implementation using XILINX FPGAmohamed elghareb
 
Vhdl implementation of ofdm transmitter
Vhdl  implementation  of ofdm transmitterVhdl  implementation  of ofdm transmitter
Vhdl implementation of ofdm transmitterrajeshr0009
 
Implementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGAImplementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGASilicon Mentor
 
Asynchronous stream processing with Akka Streams
Asynchronous stream processing with Akka StreamsAsynchronous stream processing with Akka Streams
Asynchronous stream processing with Akka StreamsJohan Andrén
 
GPIO In Arm cortex-m4 tiva-c
GPIO In Arm cortex-m4 tiva-cGPIO In Arm cortex-m4 tiva-c
GPIO In Arm cortex-m4 tiva-cZakaria Gomaa
 
Introduction to arm architecture
Introduction to arm architectureIntroduction to arm architecture
Introduction to arm architectureZakaria Gomaa
 
programmable_devices_en_02_2014
programmable_devices_en_02_2014programmable_devices_en_02_2014
programmable_devices_en_02_2014Svetozar Jovanovic
 
"Accelerating Deep Learning Using Altera FPGAs," a Presentation from Intel
"Accelerating Deep Learning Using Altera FPGAs," a Presentation from Intel"Accelerating Deep Learning Using Altera FPGAs," a Presentation from Intel
"Accelerating Deep Learning Using Altera FPGAs," a Presentation from IntelEdge AI and Vision Alliance
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL  Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Amr Rashed
 
Exploring Reactive Integrations With Akka Streams, Alpakka And Apache Kafka
Exploring Reactive Integrations With Akka Streams, Alpakka And Apache KafkaExploring Reactive Integrations With Akka Streams, Alpakka And Apache Kafka
Exploring Reactive Integrations With Akka Streams, Alpakka And Apache KafkaLightbend
 
Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...
Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...
Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...Lightbend
 

Destaque (20)

What is FPGA?
What is FPGA?What is FPGA?
What is FPGA?
 
CPLD & FPLD
CPLD & FPLDCPLD & FPLD
CPLD & FPLD
 
Parallel Computing in JS
Parallel Computing in JSParallel Computing in JS
Parallel Computing in JS
 
FPGA Configuration
FPGA ConfigurationFPGA Configuration
FPGA Configuration
 
Dressipi - Personalised recommendation engine for fashion consumers
Dressipi - Personalised recommendation engine for fashion consumersDressipi - Personalised recommendation engine for fashion consumers
Dressipi - Personalised recommendation engine for fashion consumers
 
LTE implementation using XILINX FPGA
LTE implementation using XILINX FPGALTE implementation using XILINX FPGA
LTE implementation using XILINX FPGA
 
Vhdl implementation of ofdm transmitter
Vhdl  implementation  of ofdm transmitterVhdl  implementation  of ofdm transmitter
Vhdl implementation of ofdm transmitter
 
Implementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGAImplementation of DSP Algorithms on FPGA
Implementation of DSP Algorithms on FPGA
 
Asynchronous stream processing with Akka Streams
Asynchronous stream processing with Akka StreamsAsynchronous stream processing with Akka Streams
Asynchronous stream processing with Akka Streams
 
GPIO In Arm cortex-m4 tiva-c
GPIO In Arm cortex-m4 tiva-cGPIO In Arm cortex-m4 tiva-c
GPIO In Arm cortex-m4 tiva-c
 
Introduction to arm architecture
Introduction to arm architectureIntroduction to arm architecture
Introduction to arm architecture
 
programmable_devices_en_02_2014
programmable_devices_en_02_2014programmable_devices_en_02_2014
programmable_devices_en_02_2014
 
CPLDs
CPLDsCPLDs
CPLDs
 
DSP by FPGA
DSP by FPGADSP by FPGA
DSP by FPGA
 
SoC FPGA Technology
SoC FPGA TechnologySoC FPGA Technology
SoC FPGA Technology
 
"Accelerating Deep Learning Using Altera FPGAs," a Presentation from Intel
"Accelerating Deep Learning Using Altera FPGAs," a Presentation from Intel"Accelerating Deep Learning Using Altera FPGAs," a Presentation from Intel
"Accelerating Deep Learning Using Altera FPGAs," a Presentation from Intel
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL  Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
 
Exploring Reactive Integrations With Akka Streams, Alpakka And Apache Kafka
Exploring Reactive Integrations With Akka Streams, Alpakka And Apache KafkaExploring Reactive Integrations With Akka Streams, Alpakka And Apache Kafka
Exploring Reactive Integrations With Akka Streams, Alpakka And Apache Kafka
 
Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...
Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...
Lessons Learned From PayPal: Implementing Back-Pressure With Akka Streams And...
 
なにわTech20160827
なにわTech20160827なにわTech20160827
なにわTech20160827
 

Semelhante a Fpga Knowledge

Semelhante a Fpga Knowledge (20)

FPGA-Architecture.ppt
FPGA-Architecture.pptFPGA-Architecture.ppt
FPGA-Architecture.ppt
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
 
FPGA architecture.ppt
FPGA architecture.pptFPGA architecture.ppt
FPGA architecture.ppt
 
FPGA-Arch.ppt
FPGA-Arch.pptFPGA-Arch.ppt
FPGA-Arch.ppt
 
FPGA-Arch (3).ppt
FPGA-Arch (3).pptFPGA-Arch (3).ppt
FPGA-Arch (3).ppt
 
Fpga intro1
Fpga intro1Fpga intro1
Fpga intro1
 
Programmable Hardware - An Overview
Programmable Hardware - An OverviewProgrammable Hardware - An Overview
Programmable Hardware - An Overview
 
VLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh   UNIT-5.pptxVLSI design Dr B.jagadeesh   UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptx
 
FPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIESFPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIES
 
Technical Seminar.pptx
Technical Seminar.pptxTechnical Seminar.pptx
Technical Seminar.pptx
 
Dr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.pptDr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.ppt
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
Asic
AsicAsic
Asic
 
Fpga lecture
Fpga lectureFpga lecture
Fpga lecture
 
Subhadeep fpga-vs-mcu
Subhadeep fpga-vs-mcuSubhadeep fpga-vs-mcu
Subhadeep fpga-vs-mcu
 
FPGA Introduction
FPGA IntroductionFPGA Introduction
FPGA Introduction
 

Fpga Knowledge

Notas do Editor

  1. This graph shows the impact of the rapid technology evolution… (click) The significant saving in silicon cost helps closing the gap in unit cost between ASICs and FPGAs, moving the crossover towards higher volume (click) In addition, the starting cost for each generation of silicon technology skyrockets, which further moves out the crossover.