SlideShare uma empresa Scribd logo
1 de 7
Baixar para ler offline
International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014
DOI : 10.5121/ijist.2014.4310 75
INVESTIGATIONAL INSIGHT ON GAUSSIAN
AND GAUSSIAN-HALO DOPED DOUBLE
GATE MOSFETS
R P Ramesh1
, G C Vivek Chakaravathi1
1
UG Final Year Students, Department of Electronics and Communication Engineering
ABSTRACT
The performance based analysis for typical Gaussian and Gaussian-Halo Doped Double Gate MOSFETs
in conjunction with Normal Doped DG MOSFETs, for which different parameters such as Oxide Thickness,
Ambient Temperature, Gate Material Work Function and Substrate Doping Concentration is varied. This
analysis has been carried out using a TCAD Lab simulation.. From the results obtained, it will be quite
clear that the sub-threshold leakage current of the Gaussian and Gaussian-Halo Doped Double Gate Metal
Oxide Semiconductor FET is relatively lesser. Furthermore the results have been plotted with different
Drain voltage values to enhance the understanding of the physics behind various Doping Profiles in
Double Gate MOSFET. Finally the results has been obtained, analysed and compared. The Possession of
higher Drain current Performance is very acceptable through the rigorous analysis using a TCAD Lab.
KEYWORDS
Gaussian Doping, Halo Doping, Double Gate MOSFET, Tunnelling, Reverse Saturation current, Work
Function, Drain current performance.
1. INTRODUCTION
In the past 40 years with downscaling, silicon transistors have become smaller and smaller in
accordance to Moore’s law (1965), which predicted a decrease in feature sizes by a factor of 0.7
every three years. Dr. Gordon E. Moore the entrepreneur and co-owner of the INTEL Corporation
had predicted the fate of semiconductor size evolution in 1965. It states that ‘the number of
Transistors in a sole semiconductor chip Doubles every two years’ i.e. there will be an
exponential decay in the rate of size of semiconductors. While this law standing still today, the
prime purpose of every world class design Engineer in the making of a real time application
system using sizable section of electronics is to inject the right component at the right area [1].
This is taken as the literary oath in the initial stage of the research by the authors that helped in
bringing out the tip to top analysis of the widely used peculiar variety of Gaussian and Gaussian-
Halo Doped DG MOSFETs to draw the drawbacks and merits on operation of the indicated
transistor in different internal and external environment around the MOSFET..
In Hi-Fi application processing equipment, the accuracy of the transistor operation is of utmost
concern in its final mass performance. The sub-threshold leakage on such scenario has to be
shrunk in serving the semiconductor industry in a sensible way thereby supporting healthy
system. Other Doping Levels of the MOSFETs such as uniformly doped, Un-doped and Lightly
Doped MOSFETs has its own drawbacks in the form of inaccuracy during its modelling[1].This
is mainly because the modelling of perfectly flat doping channel is bizarre due to the presence of
Residual Impurities in the MOSFET which typically gives rise to its unique Flat Band Voltage
International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014
76
[1]. Moreover there is no barricade between source and drain of the un-doped channel MOSFET
which makes it prone to exhibit noisy response [2]. Contradictorily in case of Gaussian and
Gaussian-Halo Doping, the Drain current performance can be enhanced and it has lower sub
threshold leakage over the other doping of the MOSFETs. The important criteria of any
engineering project is that the accuracy of the component being used. Gaussian and Gaussian-
Halo Doped transistor made of Metal Oxide semiconductor ensures the sensation on that which is
being confirmed by the successive exhibitions of simulations.
Threshold voltage of the Gaussian Doped DG MOSFET is twice of its Fermi Potential Profile.
This possesses different threshold voltages in this Gaussian Doping Profile and it is quite obvious
that the surface with lower potential turns ON first over the surface with higher potential [3,4].
This is due to its work function variation between the Gate and Channel in its various sections.
This will have the direct effect on the Threshold voltage of the DG MOSFET at which Inversion
occurs. Moreover it contributes to the sub-threshold leakage current. All these analysis has been
carried out thoroughly in the successive parts of the proposed work by the authors.
2. MODEL INCARNATION AND PROPOSED WORK
The schematic view of the contour plot of the Double gate metal oxide semiconductor field effect
transistor is shown in the figure 1(a).Thedepiction of figure 1(a) shows the Gaussian doping level
on the Double Gate MOSFET. The schematic view of the 2D-Double Gate MOSFET is shown
below in the figure 1(b). In our paper, we have investigated the width and breadth of the
performance of Gaussian and Gaussian-Halo Doped Double Gate MOSFETs [5].
Figure 1(a) Contour 3D-Gaussian DG MOSFETFigure 1(b) Schematic view – DG-MOS
Moore’s Law has been satisfied by the semiconductor industry since 1965. In the scaling era of
MOSFET, the main drawback in its performance arises due to its intended short channel effects in
the form of Drain Induced Barrier Lowering (DIBL), Hot Carrier Effects, Velocity Saturation and
Impact Ionization effects [7, 8]. These SCEs lead to severe degradation in the performance of the
transistor. If the Drain to source voltage increases beyond a particular voltage known as Pinch-off
voltage, then the channel near the drain region tends to pinch off. This is due to the heavy
Reverse bias across the Drain and Substrate which tends to increase the Depletion across them to
extend into the inversion region [9]. This seriously affects the performance of the transistor since
the contact potential across the depletion capacitance enhances the electron swing around the
drain region with Reverse saturation leakage current. This indeed leads to the Non-Linear
characteristics between Drain current and Gate Voltage which is highly undesirable. One of such
effects is DIBL i.e. the Drain voltage taking over the Gate voltage in controlling the Drain
International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014
77
current. As the electric field across the depletion region increases during the higher drain voltage,
this moreover leads to reduction of the mobility of electron and velocity saturation [1]. This
furthermore hot electrons leads to strike lattice atoms and ionize them i.e. breaking the valence
electron of the lattice atoms and it is being an avalanche process. Generally, the scattering inside
the metal oxide semiconductor FET is due to impurity scattering and lattice scattering.
In order to control these undesirable effects, an extra Gate can be fabricated on the back side of
the MOSFET [1]. This leads to Double Gate MOSFET. This ensures better control over channel
which can relatively minimise the short channel effects. As this have several advantages such as
Low Noise, Better Performance and Preservation of Linearity over Id-Vgs characteristics over
larger range, this type of amplifier steals the attention of modern world engineers. This solid
performance of the DG-MOS combined with Gaussian and Gaussian-Halo Doping Profile gives
furthermore opportunities to scrutinize the control systems in the real world applications.
Moreover Gaussian and Gaussian-Halo Profile Guarantees lesser Sub-Threshold current which is
otherwise known as OFF-current. Mathematical Gaussian Doping Profile mathematical model [2]
can be given by equation (2).
( ) = ( + 2 ∝ ) − 2 ] (2)
Where X= ; (3)
= √2 (4)
Being the Projected Range
σ Being the straggle of the Gaussian Profile
N Being the peak doping concentration at x=
a, b, c are the fitting constants
Here, the Doping Profile linearly varies from source to drain approximating the mathematical
model of Gaussian distribution with mean and standard deviation . In this paper, the authors
emphasized their interest on Gaussian and Gaussian-Halo Doping Profile analysis with different
parameters and deducted I-V characteristics analysis. It has been deducted for two different drain
to source voltage to enhance the chances of understanding the nature of its behaviour. Moreover
the survey conducted on other doping profile reveals straight away that the sub-threshold leakage
on Gaussian Doped DG MOSFET is far lesser. This analysis is elongated with simulations and
comparison for Normal and Gaussian-Halo Doped DG MOSFET under varying Oxide Thickness,
Ambient Temperature, Gate Material Work Function and Substrate Doping Concentration.
In order to reduce the undesirable SCE (Short Channel Effects), Halo Doping is usually
employed. Doping of high amount of impurities in a shallow manner under source and drain is
known as Halo Doping. When the MOS-Transistor is not halo-doped, the depletion region across
the PN-Junctions of the MOSFETs will exhibit some reverse saturation current which mostly
depends on the ambience temperature. Due to the heavy doping, PN-Junction Depletion Region
decreases which also decreases the reverse saturation current influenced due to them [1].
Combination of Gaussian and Halo Doping gives rise to very less leakage current. Hence the
expected result is the reduction in the overall leakage current.
International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014
78
3. RESULTS AND DISCUSSIONS
In an endeavour to analyse the effectiveness of Gaussian-Halo Doped Double Gate MOSFET in
the making, the Gaussian Doped DGMOS, Gaussian-Halo Doped DG MOS and Uniformly
Doped normal DG MOS has been studied, compared and the results has been depicted. Moreover
the results are compared and deduced using TCAD Lab.
Hence, here by the authors decided to analyse the Gaussian and Gaussian-Halo Doped DG
MOSFETs Drain current characteristics and its variations due to several parameters. The result
has been compared with the identical normal doping (Uniformly Doped) MOSFET. The Gate
material is indeed important in controlling the inversion regime of the MOSFET. It models the
threshold voltage of its particular which is very likely on the difference of work functions
between the gate and channel potential. So the metals such as Aluminium, Tungsten, Silver (Poly
Crystalline) has been used as Gate Material and the resultant I-V characteristics readily
emphasizes the advantages of different parameters on different circumstances. Certainly another
important criteria for an industrial purpose MOSFET is that its response under different
temperature conditions.
Mainly, the MOSFET usage area can be classified under three categories via piecewise
applications, (i) Industrial purpose (ii) Military purpose. Inevitably the military purpose
applications should have the equipment with high withstanding capability against noise under
different environment temperature conditions in order to sustain the accuracy. This is of utmost
importance which will satisfy the primary concern of the industry. Hence the brief survey has
been carried out by the authors especially on these two factors.
For the purpose of simplicity, the radiation effects and scattering effects inside the MOSFET has
been neglected. Furthermore, the complete analysis of Gaussian and Gaussian-Halo Doping
Profile based DG MOSFET over Normal Doped DG MOS has been scrutinized and compared.
The Graphs obtained for Different Oxide Thickness, Ambient Temperature, Gate Electrode Work
Function and Substrate Doping Concentration for Normal, Gaussian and Gaussian-Halo Doped
Double Gate MOSFETs is being followed.
Figure 2(a). I-V-Characteristics-Gaussian-Doped Figure 2(b). I-V-Characteristics– Gaussian
Doped DG MOS-Oxide Thickness Doped DG MOS-Ambient Temperature
International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014
79
Figure 2(a). shows the dependence of Drain current and inversion channel regime variation due to
the dielectric oxide thickness. For better understanding of the Id-Vg Characteristics of MOSFET
with respect to different oxide thickness has been simulated thoroughly with different drain
voltage values. Here in the simulation, = 0.05 volts and = 1.5 volts are taken for the
analysis of its performance. There is a primary theory in the making that the Drain current
performance of the MOSFET gets decreased when Thickness of the dielectric oxide is increased.
This intuitively increases the Gate voltage to cause the channel inversion. Here is varied from
2nm to 5nm to compare the performance of Normal Doped and Gaussian Doped DG MOSFETs.
From the graph plotted, it has been very clear that the leakage current of the Gaussian Doped
MOSFET is relatively lesser than that of the Normal Doped MOSFET.
Figure 2(b). shows the behaviour of DG MOSFET under different ambient temperature in both
Normal and Gaussian Doped version. From the graph, it will be very precise that higher the
ambient temperature leads to higher the sub-threshold leakage current. This tends to turn ON the
transistor before the expected threshold setting of it. However the Gaussian Doped DG MOSFET
possesses lesser leakage current than that of the Normal Doped version. This ambient
Temperature analysis has been carried out since the MOS-Transistor used in an IC-Chip has to be
accurate for the entire chip element to be salubrious. Also the Equipment such as Military PC’s
will be used for security purpose even under zero Degrees Centigrade or above 30 degrees
centigrade. At those instants, the MOS-Transistor should possess lesser leakage current in order
to confirm the sustainable nature of the Device at various environments.
Figure 2(c). I-V-Characteristics of Gaussian Doped Figure2(d) I-V-Characteristics of Gaussian Doped
DG MOS with varying Gate Material. DG MOS with varying Substrate Doping Concentration.
Figure 2(c). shows the Detailed Results for Gaussian doped DG MOSFET is obtained for
materials such as Aluminium (Al), Silver (Ag) and Tungsten (W) for both Normal and Gaussian
Doped DG MOSFET. The work Function of the respective metals is given by 4.08 eV, 4.26 eV
and 4.55 eV. However Aluminium is used in the beginning of the MOSFETs era, the reason for
Tungsten being the most widely used Gate Material is quite clear from the graph that it will
provide lesser leakage current over other Materials. Moreover, this ensures that the Gaussian
doping has further lesser leakage current than that of the normal doped DG MOSFET.
Figure 2(d). shows the result obtained for Drain current characteristics of both Normal and
Gaussian Doped DG MOSFETs. Two different drains to source voltages has been kept in
predicting the graph to provide better insight in understanding the physics behind the operation of
the DG MOSFET under different doping concentrations. Due to the leakage flux induced around
the environment, the noise might induce the Normal Doped MOSFET into ON-Condition without
the application of Gate Voltage. This might not occur in terms of Gaussian Doped DG MOS-
Transistor since the knee voltage is a bit lag from the Normal Doped DG MOSFET.
International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014
80
Figure 3(a). I-V-Characteristics of Gaussian Doped Figure3(b) I-V-Characteristics of Gaussian Doped
DG MOS with varying Oxide Thickness. DG MOS with varying Ambient Temperature.
Figure 3(a). shows the Graph that portrays the Drain current Performance characteristics for
Gaussian come Halo Doped DG MOSFETs. Halo Doping is especially used in order to reduce
SCE (Short Channel Effects). Due to this, the overall tunnelling will be far lesser than that of
Gaussian Doped Double Gate MOSFETs. Also it is quite understandable that the tunnelling
leakage is lesser when the oxide thickness between the gate and channel becomes furthermore
less.
Figure 3(b). shows the graph which is the Drain current characteristics of Gaussian come halo
doped Double gate MOSFETs for Different Environment temperature such as 300 K (Room
Temperature), 285 K and 275 K. It is again very likely that the leakage current in Gaussian-Halo
Doped Double Gate MOSFET is lower than that of the Gaussian Doped DG MOSFET.
Figure 3(a). I-V-Characteristics of Gaussian Doped Figure3(b) I-V-Characteristics of Gaussian Doped
DG MOS with varying Gate Material. DG MOS with Substrate Doping Concentration.
Figure 3(c). depicts the result showcases the Drain current characteristics of the Gaussian-Halo
Doped Double Gate MOSFETs with Different Gate Material Work Function. Threshold voltage is
defined as the voltage at which the MOSFET turns ON. It depends on the Work Function
Difference between the Gate and Channel. From this result, it can be declared that Tungsten is
appropriate metal for providing improved Drain current performance.
Figure 3(d).Portrays the results obtained for Drain current performance of the Gaussian come
Halo doped Double Gate MOSFETs. This is compared with the Normal and Gaussian Doped
Double Gate MOSFETs Graph. From the results, it will be quite clear again that the Gaussian-
halo doping provides furthermore lesser leakage current and improved drain current performance.
International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014
81
4. CONCLUSION
The proposed work legitimately deals with Normal, Gaussian and Gaussian-Halo Double Gate
Metal Oxide Semiconductor Field Effect Transistor (DG-MOSFET) and its Drain current
performance characteristics with different parametric variations. The parameters such as
Dielectric Oxide Thickness, Ambient Temperature, Gate Material Work Function and Substrate
Doping concentration has been varied to provide the better understanding of the physics behind
the MOSFET in this regime. From the results obtained, it can be inferred that Tungsten can
provide lesser leakage current than that of the other materials, Drain current performance under
Different temperature and neat exhibition of Tunnelling effect. Finally, substrate doping
concentration such as Normal, Gaussian and Gaussian-Halo Doped DG MOSFETs is indulged in
the analysis. The results obtained infer that the Drain current performance is quite higher in the
order of Gaussian-Halo, Gaussian and Normal Doped Double Gate MOSFET.
REFERENCES
[1] Yannis Tsividis, Operation and Modeling of MOS Transistors. United Kingdom: Oxford University
Press, 2007.
[2] Sarvesh Dubey, Pramod Kumar Tiwari and S. Jit, “A Two Dimensional model for the Potential
Distribution and Threshold voltage of short-channel double gate metal oxide semiconductor”, Journal
of Applied Physics 108, 034518 (2010).
[3] Pramod Kumar Tiwari and S. Jit, “A Sub-threshold swing model for Symmetric Double Gate (DG)
MOSFETs with Vertical Gaussian Doping”, Journal of Semiconductor Technology and Science,
Vol.10, NO.2, June 2010.
[4] Sarvesh Dubey, Pramod Kumar Tiwari and S. Jit, “On-current modelling of short-channel double-gate
(DG) MOSFETs with a vertical Gaussian-like doping profile”, Journal of semiconductor, Vol., 34,
No.5,2013.
[5] A. Nandi, A. K. Saxena, t al, “Analytical Modelling of a Double Gate MOSFET Considering
Source/Drain Lateral Gaussian Doping Profile”, IEEE Transaction on Electron Devices, Vol., 60,
Issue 11, 2013.
[6] Petru Andrei, Isaak Mayergoyz, “Random Doping Fluctuations of Sub-Threshold characteristics in
MOSFET Devices”, Solid State Electronics Elsevier Journal 47 (2003).
[7] T. K. Chiang, “A new compact sub-threshold behaviour model Dual-Material Surrounding Gate
(DMSG) MOSFETs”, Solid State Electronics Elsevier Journal 53 (2009).
[8] Hamdy Abd El Hamid, JaumeroigGuitart and Benjamin Infguez, “Two-Dimensional Analytical
Threshold Voltage and Sub-threshold Swing Model of Un-doped Symmetric Double-Gate
MOSFETs”, IEEE Transaction on Electron Devices, Vol., 54, No. 6, June 2007.
[9] Pujarani Ghosh, SubhasisHaldar, R. S. Gupta, Mridula Gupta, “An Analytical Drain current model for
Dual Material Engineered Cylindrical/ Surrounded Gate MOSFET”, Microelectronics Journal 43
(2012).
Authors
R. P. Ramesh. He pursues B .E inElectronics and Communication Engineering in
Velammal College of Engi-neering and Technology, Madurai. He is interested in nanoscale
MOS devices.
G. C. Vivek Chakaravarthi. Hepursues B .E in Electronics and Communication
Engineering in Velammal College of Engineering and Technology, Madurai. He is
interested in analog V LSI.

Mais conteúdo relacionado

Mais procurados

Paradigm Shift in Planar Power MOSFET Technology
Paradigm Shift in Planar Power MOSFET TechnologyParadigm Shift in Planar Power MOSFET Technology
Paradigm Shift in Planar Power MOSFET TechnologyTsuyoshi Horigome
 
Design of Near-Threshold CMOS Logic Gates
Design of Near-Threshold CMOS Logic GatesDesign of Near-Threshold CMOS Logic Gates
Design of Near-Threshold CMOS Logic GatesVLSICS Design
 
S-Band Radar LDMOS Transistors EuMW2009
S-Band Radar LDMOS Transistors EuMW2009S-Band Radar LDMOS Transistors EuMW2009
S-Band Radar LDMOS Transistors EuMW2009Steven Theeuwen
 
Effects of Scaling on MOS Device Performance
Effects of Scaling on MOS Device PerformanceEffects of Scaling on MOS Device Performance
Effects of Scaling on MOS Device Performanceiosrjce
 
SUB TEN MICRON CHANNEL DEVICES ACHIEVED BY VERTICAL ORGANIC THIN FILM TRANSI...
SUB TEN MICRON CHANNEL DEVICES ACHIEVED  BY VERTICAL ORGANIC THIN FILM TRANSI...SUB TEN MICRON CHANNEL DEVICES ACHIEVED  BY VERTICAL ORGANIC THIN FILM TRANSI...
SUB TEN MICRON CHANNEL DEVICES ACHIEVED BY VERTICAL ORGANIC THIN FILM TRANSI...VLSICS Design
 
Band structure and surface properties of 1-4 layers of MoS2
Band structure and surface properties of 1-4 layers of MoS2Band structure and surface properties of 1-4 layers of MoS2
Band structure and surface properties of 1-4 layers of MoS2Po-Chun Yeh
 
2015 Jusang Park
2015 Jusang Park2015 Jusang Park
2015 Jusang ParkJusang Park
 
Presentation on Scaling
Presentation on ScalingPresentation on Scaling
Presentation on ScalingRaviraj Kaur
 
Midterm Symposium Presentation
Midterm Symposium PresentationMidterm Symposium Presentation
Midterm Symposium PresentationPaulo Fonseca
 
FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...
FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...
FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...VLSICS Design
 
An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...
An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...
An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...VLSICS Design
 
RBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistorRBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistorHema N
 

Mais procurados (15)

Paradigm Shift in Planar Power MOSFET Technology
Paradigm Shift in Planar Power MOSFET TechnologyParadigm Shift in Planar Power MOSFET Technology
Paradigm Shift in Planar Power MOSFET Technology
 
Design of Near-Threshold CMOS Logic Gates
Design of Near-Threshold CMOS Logic GatesDesign of Near-Threshold CMOS Logic Gates
Design of Near-Threshold CMOS Logic Gates
 
S-Band Radar LDMOS Transistors EuMW2009
S-Band Radar LDMOS Transistors EuMW2009S-Band Radar LDMOS Transistors EuMW2009
S-Band Radar LDMOS Transistors EuMW2009
 
Effects of Scaling on MOS Device Performance
Effects of Scaling on MOS Device PerformanceEffects of Scaling on MOS Device Performance
Effects of Scaling on MOS Device Performance
 
Mc3620712075
Mc3620712075Mc3620712075
Mc3620712075
 
SUB TEN MICRON CHANNEL DEVICES ACHIEVED BY VERTICAL ORGANIC THIN FILM TRANSI...
SUB TEN MICRON CHANNEL DEVICES ACHIEVED  BY VERTICAL ORGANIC THIN FILM TRANSI...SUB TEN MICRON CHANNEL DEVICES ACHIEVED  BY VERTICAL ORGANIC THIN FILM TRANSI...
SUB TEN MICRON CHANNEL DEVICES ACHIEVED BY VERTICAL ORGANIC THIN FILM TRANSI...
 
Band structure and surface properties of 1-4 layers of MoS2
Band structure and surface properties of 1-4 layers of MoS2Band structure and surface properties of 1-4 layers of MoS2
Band structure and surface properties of 1-4 layers of MoS2
 
2015 Jusang Park
2015 Jusang Park2015 Jusang Park
2015 Jusang Park
 
De35589591
De35589591De35589591
De35589591
 
Presentation on Scaling
Presentation on ScalingPresentation on Scaling
Presentation on Scaling
 
Midterm Symposium Presentation
Midterm Symposium PresentationMidterm Symposium Presentation
Midterm Symposium Presentation
 
FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...
FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...
FGMOS BASED LOW-VOLTAGE LOW-POWER HIGH OUTPUT IMPEDANCE REGULATED CASCODE CUR...
 
DRC2016
DRC2016DRC2016
DRC2016
 
An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...
An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...
An Analytical Model for Fringing Capacitance in Double gate Hetero Tunnel FET...
 
RBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistorRBL paper _Design_of_MIGFET_based_junctionless_transistor
RBL paper _Design_of_MIGFET_based_junctionless_transistor
 

Destaque

Reducing handoff delay by adaptive threshold
Reducing handoff delay by adaptive thresholdReducing handoff delay by adaptive threshold
Reducing handoff delay by adaptive thresholdijistjournal
 
Fuzzy based hyperspectral image
Fuzzy based hyperspectral imageFuzzy based hyperspectral image
Fuzzy based hyperspectral imageijistjournal
 
Uwb localization of nodes for
Uwb localization of nodes forUwb localization of nodes for
Uwb localization of nodes forijistjournal
 
A zigbee and embedded based security
A zigbee and embedded based securityA zigbee and embedded based security
A zigbee and embedded based securityijistjournal
 
An embedded module as “virtual tongue”
An embedded module as “virtual tongue”An embedded module as “virtual tongue”
An embedded module as “virtual tongue”ijistjournal
 
Secured wireless power
Secured wireless powerSecured wireless power
Secured wireless powerijistjournal
 
Identifying the semantic relations on
Identifying the semantic relations onIdentifying the semantic relations on
Identifying the semantic relations onijistjournal
 
Force sensitive resistance based heart beat
Force sensitive resistance based heart beatForce sensitive resistance based heart beat
Force sensitive resistance based heart beatijistjournal
 
Performance analysis of gate misaligned triple
Performance analysis of gate misaligned triplePerformance analysis of gate misaligned triple
Performance analysis of gate misaligned tripleijistjournal
 
Sidelobe suppression and papr
Sidelobe suppression and paprSidelobe suppression and papr
Sidelobe suppression and paprijistjournal
 

Destaque (10)

Reducing handoff delay by adaptive threshold
Reducing handoff delay by adaptive thresholdReducing handoff delay by adaptive threshold
Reducing handoff delay by adaptive threshold
 
Fuzzy based hyperspectral image
Fuzzy based hyperspectral imageFuzzy based hyperspectral image
Fuzzy based hyperspectral image
 
Uwb localization of nodes for
Uwb localization of nodes forUwb localization of nodes for
Uwb localization of nodes for
 
A zigbee and embedded based security
A zigbee and embedded based securityA zigbee and embedded based security
A zigbee and embedded based security
 
An embedded module as “virtual tongue”
An embedded module as “virtual tongue”An embedded module as “virtual tongue”
An embedded module as “virtual tongue”
 
Secured wireless power
Secured wireless powerSecured wireless power
Secured wireless power
 
Identifying the semantic relations on
Identifying the semantic relations onIdentifying the semantic relations on
Identifying the semantic relations on
 
Force sensitive resistance based heart beat
Force sensitive resistance based heart beatForce sensitive resistance based heart beat
Force sensitive resistance based heart beat
 
Performance analysis of gate misaligned triple
Performance analysis of gate misaligned triplePerformance analysis of gate misaligned triple
Performance analysis of gate misaligned triple
 
Sidelobe suppression and papr
Sidelobe suppression and paprSidelobe suppression and papr
Sidelobe suppression and papr
 

Semelhante a Investigational insight on gaussian

Structural and Electrical Analysis of Various MOSFET Designs
Structural and Electrical Analysis of Various MOSFET DesignsStructural and Electrical Analysis of Various MOSFET Designs
Structural and Electrical Analysis of Various MOSFET DesignsIJERA Editor
 
Design of Nanoscale 3-T DRAM using FinFET
Design of Nanoscale 3-T DRAM using FinFETDesign of Nanoscale 3-T DRAM using FinFET
Design of Nanoscale 3-T DRAM using FinFETIOSR Journals
 
DOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICSDOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICSADITYA SINGH
 
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...IJERA Editor
 
RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...
RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...
RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...VLSICS Design
 
Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...
Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...
Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...VLSICS Design
 
Threshold voltage roll-off for sub-10 nm asymmetric double gate MOSFET
Threshold voltage roll-off for sub-10 nm asymmetric double gate MOSFETThreshold voltage roll-off for sub-10 nm asymmetric double gate MOSFET
Threshold voltage roll-off for sub-10 nm asymmetric double gate MOSFETIJECEIAES
 
Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...
Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...
Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...TELKOMNIKA JOURNAL
 
LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...
LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...
LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...VLSICS Design
 
A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...
A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...
A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...IOSR Journals
 
Simulation Studies of ZnO Nanowire Field-Effect Transistor
Simulation Studies of ZnO Nanowire Field-Effect TransistorSimulation Studies of ZnO Nanowire Field-Effect Transistor
Simulation Studies of ZnO Nanowire Field-Effect Transistornoelds
 
Low Power Low Voltage Bulk Driven Balanced OTA
Low Power Low Voltage Bulk Driven Balanced OTA  Low Power Low Voltage Bulk Driven Balanced OTA
Low Power Low Voltage Bulk Driven Balanced OTA VLSICS Design
 
Comparative analysis of technology advancement from single gate to multi gate...
Comparative analysis of technology advancement from single gate to multi gate...Comparative analysis of technology advancement from single gate to multi gate...
Comparative analysis of technology advancement from single gate to multi gate...eSAT Journals
 
Matematicas
MatematicasMatematicas
Matematicaslegosss
 
Physical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation StudyPhysical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation StudyVLSICS Design
 
Physical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation StudyPhysical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation StudyVLSICS Design
 
LOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTA
LOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTALOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTA
LOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTAVLSICS Design
 

Semelhante a Investigational insight on gaussian (20)

Nc342352340
Nc342352340Nc342352340
Nc342352340
 
Structural and Electrical Analysis of Various MOSFET Designs
Structural and Electrical Analysis of Various MOSFET DesignsStructural and Electrical Analysis of Various MOSFET Designs
Structural and Electrical Analysis of Various MOSFET Designs
 
Design of Nanoscale 3-T DRAM using FinFET
Design of Nanoscale 3-T DRAM using FinFETDesign of Nanoscale 3-T DRAM using FinFET
Design of Nanoscale 3-T DRAM using FinFET
 
DOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICSDOUBLE GATE MOSFET-BASICS
DOUBLE GATE MOSFET-BASICS
 
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Eff...
 
RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...
RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...
RELEVANCE OF GROOVED NMOSFETS IN ULTRA DEEP SUBMICRON REGION IN LOW POWER APP...
 
Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...
Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...
Relevance of Grooved NMOSFETS in Ultra Deep Submicron Region in Low Power App...
 
mosfet scaling_
mosfet scaling_mosfet scaling_
mosfet scaling_
 
Threshold voltage roll-off for sub-10 nm asymmetric double gate MOSFET
Threshold voltage roll-off for sub-10 nm asymmetric double gate MOSFETThreshold voltage roll-off for sub-10 nm asymmetric double gate MOSFET
Threshold voltage roll-off for sub-10 nm asymmetric double gate MOSFET
 
Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...
Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...
Threshold Voltage Roll-off by Structural Parameters for Sub-10 nm Asymmetric ...
 
LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...
LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...
LINEARITY AND ANALOG PERFORMANCE ANALYSIS OF DOUBLE GATE TUNNEL FET: EFFECT O...
 
A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...
A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...
A Novel Field Effect Diode (Fed) Structure For Improvement Of Ion/Ioff Ratio ...
 
D010111822
D010111822D010111822
D010111822
 
Simulation Studies of ZnO Nanowire Field-Effect Transistor
Simulation Studies of ZnO Nanowire Field-Effect TransistorSimulation Studies of ZnO Nanowire Field-Effect Transistor
Simulation Studies of ZnO Nanowire Field-Effect Transistor
 
Low Power Low Voltage Bulk Driven Balanced OTA
Low Power Low Voltage Bulk Driven Balanced OTA  Low Power Low Voltage Bulk Driven Balanced OTA
Low Power Low Voltage Bulk Driven Balanced OTA
 
Comparative analysis of technology advancement from single gate to multi gate...
Comparative analysis of technology advancement from single gate to multi gate...Comparative analysis of technology advancement from single gate to multi gate...
Comparative analysis of technology advancement from single gate to multi gate...
 
Matematicas
MatematicasMatematicas
Matematicas
 
Physical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation StudyPhysical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation Study
 
Physical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation StudyPhysical Scaling Limits of FinFET Structure: A Simulation Study
Physical Scaling Limits of FinFET Structure: A Simulation Study
 
LOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTA
LOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTALOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTA
LOW POWER LOW VOLTAGE BULK DRIVEN BALANCED OTA
 

Mais de ijistjournal

A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...
A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...
A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...ijistjournal
 
Call for Papers - International Journal of Information Sciences and Technique...
Call for Papers - International Journal of Information Sciences and Technique...Call for Papers - International Journal of Information Sciences and Technique...
Call for Papers - International Journal of Information Sciences and Technique...ijistjournal
 
Online Paper Submission - 4th International Conference on NLP & Data Mining (...
Online Paper Submission - 4th International Conference on NLP & Data Mining (...Online Paper Submission - 4th International Conference on NLP & Data Mining (...
Online Paper Submission - 4th International Conference on NLP & Data Mining (...ijistjournal
 
TOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWS
TOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWSTOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWS
TOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWSijistjournal
 
Research Articles Submission - International Journal of Information Sciences ...
Research Articles Submission - International Journal of Information Sciences ...Research Articles Submission - International Journal of Information Sciences ...
Research Articles Submission - International Journal of Information Sciences ...ijistjournal
 
ANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHM
ANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHMANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHM
ANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHMijistjournal
 
Call for Research Articles - 6th International Conference on Machine Learning...
Call for Research Articles - 6th International Conference on Machine Learning...Call for Research Articles - 6th International Conference on Machine Learning...
Call for Research Articles - 6th International Conference on Machine Learning...ijistjournal
 
Online Paper Submission - International Journal of Information Sciences and T...
Online Paper Submission - International Journal of Information Sciences and T...Online Paper Submission - International Journal of Information Sciences and T...
Online Paper Submission - International Journal of Information Sciences and T...ijistjournal
 
Colour Image Steganography Based on Pixel Value Differencing in Spatial Domain
Colour Image Steganography Based on Pixel Value Differencing in Spatial DomainColour Image Steganography Based on Pixel Value Differencing in Spatial Domain
Colour Image Steganography Based on Pixel Value Differencing in Spatial Domainijistjournal
 
Call for Research Articles - 5th International conference on Advanced Natural...
Call for Research Articles - 5th International conference on Advanced Natural...Call for Research Articles - 5th International conference on Advanced Natural...
Call for Research Articles - 5th International conference on Advanced Natural...ijistjournal
 
International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)ijistjournal
 
Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...ijistjournal
 
Design and Implementation of LZW Data Compression Algorithm
Design and Implementation of LZW Data Compression AlgorithmDesign and Implementation of LZW Data Compression Algorithm
Design and Implementation of LZW Data Compression Algorithmijistjournal
 
Online Paper Submission - 5th International Conference on Soft Computing, Art...
Online Paper Submission - 5th International Conference on Soft Computing, Art...Online Paper Submission - 5th International Conference on Soft Computing, Art...
Online Paper Submission - 5th International Conference on Soft Computing, Art...ijistjournal
 
Submit Your Research Articles - International Journal of Information Sciences...
Submit Your Research Articles - International Journal of Information Sciences...Submit Your Research Articles - International Journal of Information Sciences...
Submit Your Research Articles - International Journal of Information Sciences...ijistjournal
 
PUNJABI SPEECH SYNTHESIS SYSTEM USING HTK
PUNJABI SPEECH SYNTHESIS SYSTEM USING HTKPUNJABI SPEECH SYNTHESIS SYSTEM USING HTK
PUNJABI SPEECH SYNTHESIS SYSTEM USING HTKijistjournal
 
Call for Papers - 13th International Conference on Cloud Computing: Services ...
Call for Papers - 13th International Conference on Cloud Computing: Services ...Call for Papers - 13th International Conference on Cloud Computing: Services ...
Call for Papers - 13th International Conference on Cloud Computing: Services ...ijistjournal
 
Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...ijistjournal
 
International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)ijistjournal
 
DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...
DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...
DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...ijistjournal
 

Mais de ijistjournal (20)

A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...
A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...
A NOVEL APPROACH FOR SEGMENTATION OF SECTOR SCAN SONAR IMAGES USING ADAPTIVE ...
 
Call for Papers - International Journal of Information Sciences and Technique...
Call for Papers - International Journal of Information Sciences and Technique...Call for Papers - International Journal of Information Sciences and Technique...
Call for Papers - International Journal of Information Sciences and Technique...
 
Online Paper Submission - 4th International Conference on NLP & Data Mining (...
Online Paper Submission - 4th International Conference on NLP & Data Mining (...Online Paper Submission - 4th International Conference on NLP & Data Mining (...
Online Paper Submission - 4th International Conference on NLP & Data Mining (...
 
TOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWS
TOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWSTOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWS
TOWARDS AUTOMATIC DETECTION OF SENTIMENTS IN CUSTOMER REVIEWS
 
Research Articles Submission - International Journal of Information Sciences ...
Research Articles Submission - International Journal of Information Sciences ...Research Articles Submission - International Journal of Information Sciences ...
Research Articles Submission - International Journal of Information Sciences ...
 
ANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHM
ANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHMANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHM
ANALYSIS OF IMAGE WATERMARKING USING LEAST SIGNIFICANT BIT ALGORITHM
 
Call for Research Articles - 6th International Conference on Machine Learning...
Call for Research Articles - 6th International Conference on Machine Learning...Call for Research Articles - 6th International Conference on Machine Learning...
Call for Research Articles - 6th International Conference on Machine Learning...
 
Online Paper Submission - International Journal of Information Sciences and T...
Online Paper Submission - International Journal of Information Sciences and T...Online Paper Submission - International Journal of Information Sciences and T...
Online Paper Submission - International Journal of Information Sciences and T...
 
Colour Image Steganography Based on Pixel Value Differencing in Spatial Domain
Colour Image Steganography Based on Pixel Value Differencing in Spatial DomainColour Image Steganography Based on Pixel Value Differencing in Spatial Domain
Colour Image Steganography Based on Pixel Value Differencing in Spatial Domain
 
Call for Research Articles - 5th International conference on Advanced Natural...
Call for Research Articles - 5th International conference on Advanced Natural...Call for Research Articles - 5th International conference on Advanced Natural...
Call for Research Articles - 5th International conference on Advanced Natural...
 
International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)
 
Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...
 
Design and Implementation of LZW Data Compression Algorithm
Design and Implementation of LZW Data Compression AlgorithmDesign and Implementation of LZW Data Compression Algorithm
Design and Implementation of LZW Data Compression Algorithm
 
Online Paper Submission - 5th International Conference on Soft Computing, Art...
Online Paper Submission - 5th International Conference on Soft Computing, Art...Online Paper Submission - 5th International Conference on Soft Computing, Art...
Online Paper Submission - 5th International Conference on Soft Computing, Art...
 
Submit Your Research Articles - International Journal of Information Sciences...
Submit Your Research Articles - International Journal of Information Sciences...Submit Your Research Articles - International Journal of Information Sciences...
Submit Your Research Articles - International Journal of Information Sciences...
 
PUNJABI SPEECH SYNTHESIS SYSTEM USING HTK
PUNJABI SPEECH SYNTHESIS SYSTEM USING HTKPUNJABI SPEECH SYNTHESIS SYSTEM USING HTK
PUNJABI SPEECH SYNTHESIS SYSTEM USING HTK
 
Call for Papers - 13th International Conference on Cloud Computing: Services ...
Call for Papers - 13th International Conference on Cloud Computing: Services ...Call for Papers - 13th International Conference on Cloud Computing: Services ...
Call for Papers - 13th International Conference on Cloud Computing: Services ...
 
Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...Research Article Submission - International Journal of Information Sciences a...
Research Article Submission - International Journal of Information Sciences a...
 
International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)International Journal of Information Sciences and Techniques (IJIST)
International Journal of Information Sciences and Techniques (IJIST)
 
DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...
DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...
DESIGN AND DEVELOPMENT OF A LOW-COST MICROCONTROLLER BASED SINGLE PHASE WATER...
 

Último

Long journey of Ruby standard library at RubyConf AU 2024
Long journey of Ruby standard library at RubyConf AU 2024Long journey of Ruby standard library at RubyConf AU 2024
Long journey of Ruby standard library at RubyConf AU 2024Hiroshi SHIBATA
 
A Deep Dive on Passkeys: FIDO Paris Seminar.pptx
A Deep Dive on Passkeys: FIDO Paris Seminar.pptxA Deep Dive on Passkeys: FIDO Paris Seminar.pptx
A Deep Dive on Passkeys: FIDO Paris Seminar.pptxLoriGlavin3
 
A Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersA Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersNicole Novielli
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenHervé Boutemy
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsSergiu Bodiu
 
So einfach geht modernes Roaming fuer Notes und Nomad.pdf
So einfach geht modernes Roaming fuer Notes und Nomad.pdfSo einfach geht modernes Roaming fuer Notes und Nomad.pdf
So einfach geht modernes Roaming fuer Notes und Nomad.pdfpanagenda
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.Curtis Poe
 
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DayH2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DaySri Ambati
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxLoriGlavin3
 
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptxThe Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptxLoriGlavin3
 
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningDSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningLars Bell
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteDianaGray10
 
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024BookNet Canada
 
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc
 
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Manik S Magar
 
(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...
(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...
(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...AliaaTarek5
 
Exploring ChatGPT Prompt Hacks To Maximally Optimise Your Queries
Exploring ChatGPT Prompt Hacks To Maximally Optimise Your QueriesExploring ChatGPT Prompt Hacks To Maximally Optimise Your Queries
Exploring ChatGPT Prompt Hacks To Maximally Optimise Your QueriesSanjay Willie
 
Emixa Mendix Meetup 11 April 2024 about Mendix Native development
Emixa Mendix Meetup 11 April 2024 about Mendix Native developmentEmixa Mendix Meetup 11 April 2024 about Mendix Native development
Emixa Mendix Meetup 11 April 2024 about Mendix Native developmentPim van der Noll
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
Generative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information DevelopersGenerative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information DevelopersRaghuram Pandurangan
 

Último (20)

Long journey of Ruby standard library at RubyConf AU 2024
Long journey of Ruby standard library at RubyConf AU 2024Long journey of Ruby standard library at RubyConf AU 2024
Long journey of Ruby standard library at RubyConf AU 2024
 
A Deep Dive on Passkeys: FIDO Paris Seminar.pptx
A Deep Dive on Passkeys: FIDO Paris Seminar.pptxA Deep Dive on Passkeys: FIDO Paris Seminar.pptx
A Deep Dive on Passkeys: FIDO Paris Seminar.pptx
 
A Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersA Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software Developers
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
 
So einfach geht modernes Roaming fuer Notes und Nomad.pdf
So einfach geht modernes Roaming fuer Notes und Nomad.pdfSo einfach geht modernes Roaming fuer Notes und Nomad.pdf
So einfach geht modernes Roaming fuer Notes und Nomad.pdf
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
 
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DayH2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptx
 
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptxThe Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
 
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningDSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine Tuning
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
 
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
 
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
 
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!
 
(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...
(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...
(How to Program) Paul Deitel, Harvey Deitel-Java How to Program, Early Object...
 
Exploring ChatGPT Prompt Hacks To Maximally Optimise Your Queries
Exploring ChatGPT Prompt Hacks To Maximally Optimise Your QueriesExploring ChatGPT Prompt Hacks To Maximally Optimise Your Queries
Exploring ChatGPT Prompt Hacks To Maximally Optimise Your Queries
 
Emixa Mendix Meetup 11 April 2024 about Mendix Native development
Emixa Mendix Meetup 11 April 2024 about Mendix Native developmentEmixa Mendix Meetup 11 April 2024 about Mendix Native development
Emixa Mendix Meetup 11 April 2024 about Mendix Native development
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
Generative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information DevelopersGenerative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information Developers
 

Investigational insight on gaussian

  • 1. International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014 DOI : 10.5121/ijist.2014.4310 75 INVESTIGATIONAL INSIGHT ON GAUSSIAN AND GAUSSIAN-HALO DOPED DOUBLE GATE MOSFETS R P Ramesh1 , G C Vivek Chakaravathi1 1 UG Final Year Students, Department of Electronics and Communication Engineering ABSTRACT The performance based analysis for typical Gaussian and Gaussian-Halo Doped Double Gate MOSFETs in conjunction with Normal Doped DG MOSFETs, for which different parameters such as Oxide Thickness, Ambient Temperature, Gate Material Work Function and Substrate Doping Concentration is varied. This analysis has been carried out using a TCAD Lab simulation.. From the results obtained, it will be quite clear that the sub-threshold leakage current of the Gaussian and Gaussian-Halo Doped Double Gate Metal Oxide Semiconductor FET is relatively lesser. Furthermore the results have been plotted with different Drain voltage values to enhance the understanding of the physics behind various Doping Profiles in Double Gate MOSFET. Finally the results has been obtained, analysed and compared. The Possession of higher Drain current Performance is very acceptable through the rigorous analysis using a TCAD Lab. KEYWORDS Gaussian Doping, Halo Doping, Double Gate MOSFET, Tunnelling, Reverse Saturation current, Work Function, Drain current performance. 1. INTRODUCTION In the past 40 years with downscaling, silicon transistors have become smaller and smaller in accordance to Moore’s law (1965), which predicted a decrease in feature sizes by a factor of 0.7 every three years. Dr. Gordon E. Moore the entrepreneur and co-owner of the INTEL Corporation had predicted the fate of semiconductor size evolution in 1965. It states that ‘the number of Transistors in a sole semiconductor chip Doubles every two years’ i.e. there will be an exponential decay in the rate of size of semiconductors. While this law standing still today, the prime purpose of every world class design Engineer in the making of a real time application system using sizable section of electronics is to inject the right component at the right area [1]. This is taken as the literary oath in the initial stage of the research by the authors that helped in bringing out the tip to top analysis of the widely used peculiar variety of Gaussian and Gaussian- Halo Doped DG MOSFETs to draw the drawbacks and merits on operation of the indicated transistor in different internal and external environment around the MOSFET.. In Hi-Fi application processing equipment, the accuracy of the transistor operation is of utmost concern in its final mass performance. The sub-threshold leakage on such scenario has to be shrunk in serving the semiconductor industry in a sensible way thereby supporting healthy system. Other Doping Levels of the MOSFETs such as uniformly doped, Un-doped and Lightly Doped MOSFETs has its own drawbacks in the form of inaccuracy during its modelling[1].This is mainly because the modelling of perfectly flat doping channel is bizarre due to the presence of Residual Impurities in the MOSFET which typically gives rise to its unique Flat Band Voltage
  • 2. International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014 76 [1]. Moreover there is no barricade between source and drain of the un-doped channel MOSFET which makes it prone to exhibit noisy response [2]. Contradictorily in case of Gaussian and Gaussian-Halo Doping, the Drain current performance can be enhanced and it has lower sub threshold leakage over the other doping of the MOSFETs. The important criteria of any engineering project is that the accuracy of the component being used. Gaussian and Gaussian- Halo Doped transistor made of Metal Oxide semiconductor ensures the sensation on that which is being confirmed by the successive exhibitions of simulations. Threshold voltage of the Gaussian Doped DG MOSFET is twice of its Fermi Potential Profile. This possesses different threshold voltages in this Gaussian Doping Profile and it is quite obvious that the surface with lower potential turns ON first over the surface with higher potential [3,4]. This is due to its work function variation between the Gate and Channel in its various sections. This will have the direct effect on the Threshold voltage of the DG MOSFET at which Inversion occurs. Moreover it contributes to the sub-threshold leakage current. All these analysis has been carried out thoroughly in the successive parts of the proposed work by the authors. 2. MODEL INCARNATION AND PROPOSED WORK The schematic view of the contour plot of the Double gate metal oxide semiconductor field effect transistor is shown in the figure 1(a).Thedepiction of figure 1(a) shows the Gaussian doping level on the Double Gate MOSFET. The schematic view of the 2D-Double Gate MOSFET is shown below in the figure 1(b). In our paper, we have investigated the width and breadth of the performance of Gaussian and Gaussian-Halo Doped Double Gate MOSFETs [5]. Figure 1(a) Contour 3D-Gaussian DG MOSFETFigure 1(b) Schematic view – DG-MOS Moore’s Law has been satisfied by the semiconductor industry since 1965. In the scaling era of MOSFET, the main drawback in its performance arises due to its intended short channel effects in the form of Drain Induced Barrier Lowering (DIBL), Hot Carrier Effects, Velocity Saturation and Impact Ionization effects [7, 8]. These SCEs lead to severe degradation in the performance of the transistor. If the Drain to source voltage increases beyond a particular voltage known as Pinch-off voltage, then the channel near the drain region tends to pinch off. This is due to the heavy Reverse bias across the Drain and Substrate which tends to increase the Depletion across them to extend into the inversion region [9]. This seriously affects the performance of the transistor since the contact potential across the depletion capacitance enhances the electron swing around the drain region with Reverse saturation leakage current. This indeed leads to the Non-Linear characteristics between Drain current and Gate Voltage which is highly undesirable. One of such effects is DIBL i.e. the Drain voltage taking over the Gate voltage in controlling the Drain
  • 3. International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014 77 current. As the electric field across the depletion region increases during the higher drain voltage, this moreover leads to reduction of the mobility of electron and velocity saturation [1]. This furthermore hot electrons leads to strike lattice atoms and ionize them i.e. breaking the valence electron of the lattice atoms and it is being an avalanche process. Generally, the scattering inside the metal oxide semiconductor FET is due to impurity scattering and lattice scattering. In order to control these undesirable effects, an extra Gate can be fabricated on the back side of the MOSFET [1]. This leads to Double Gate MOSFET. This ensures better control over channel which can relatively minimise the short channel effects. As this have several advantages such as Low Noise, Better Performance and Preservation of Linearity over Id-Vgs characteristics over larger range, this type of amplifier steals the attention of modern world engineers. This solid performance of the DG-MOS combined with Gaussian and Gaussian-Halo Doping Profile gives furthermore opportunities to scrutinize the control systems in the real world applications. Moreover Gaussian and Gaussian-Halo Profile Guarantees lesser Sub-Threshold current which is otherwise known as OFF-current. Mathematical Gaussian Doping Profile mathematical model [2] can be given by equation (2). ( ) = ( + 2 ∝ ) − 2 ] (2) Where X= ; (3) = √2 (4) Being the Projected Range σ Being the straggle of the Gaussian Profile N Being the peak doping concentration at x= a, b, c are the fitting constants Here, the Doping Profile linearly varies from source to drain approximating the mathematical model of Gaussian distribution with mean and standard deviation . In this paper, the authors emphasized their interest on Gaussian and Gaussian-Halo Doping Profile analysis with different parameters and deducted I-V characteristics analysis. It has been deducted for two different drain to source voltage to enhance the chances of understanding the nature of its behaviour. Moreover the survey conducted on other doping profile reveals straight away that the sub-threshold leakage on Gaussian Doped DG MOSFET is far lesser. This analysis is elongated with simulations and comparison for Normal and Gaussian-Halo Doped DG MOSFET under varying Oxide Thickness, Ambient Temperature, Gate Material Work Function and Substrate Doping Concentration. In order to reduce the undesirable SCE (Short Channel Effects), Halo Doping is usually employed. Doping of high amount of impurities in a shallow manner under source and drain is known as Halo Doping. When the MOS-Transistor is not halo-doped, the depletion region across the PN-Junctions of the MOSFETs will exhibit some reverse saturation current which mostly depends on the ambience temperature. Due to the heavy doping, PN-Junction Depletion Region decreases which also decreases the reverse saturation current influenced due to them [1]. Combination of Gaussian and Halo Doping gives rise to very less leakage current. Hence the expected result is the reduction in the overall leakage current.
  • 4. International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014 78 3. RESULTS AND DISCUSSIONS In an endeavour to analyse the effectiveness of Gaussian-Halo Doped Double Gate MOSFET in the making, the Gaussian Doped DGMOS, Gaussian-Halo Doped DG MOS and Uniformly Doped normal DG MOS has been studied, compared and the results has been depicted. Moreover the results are compared and deduced using TCAD Lab. Hence, here by the authors decided to analyse the Gaussian and Gaussian-Halo Doped DG MOSFETs Drain current characteristics and its variations due to several parameters. The result has been compared with the identical normal doping (Uniformly Doped) MOSFET. The Gate material is indeed important in controlling the inversion regime of the MOSFET. It models the threshold voltage of its particular which is very likely on the difference of work functions between the gate and channel potential. So the metals such as Aluminium, Tungsten, Silver (Poly Crystalline) has been used as Gate Material and the resultant I-V characteristics readily emphasizes the advantages of different parameters on different circumstances. Certainly another important criteria for an industrial purpose MOSFET is that its response under different temperature conditions. Mainly, the MOSFET usage area can be classified under three categories via piecewise applications, (i) Industrial purpose (ii) Military purpose. Inevitably the military purpose applications should have the equipment with high withstanding capability against noise under different environment temperature conditions in order to sustain the accuracy. This is of utmost importance which will satisfy the primary concern of the industry. Hence the brief survey has been carried out by the authors especially on these two factors. For the purpose of simplicity, the radiation effects and scattering effects inside the MOSFET has been neglected. Furthermore, the complete analysis of Gaussian and Gaussian-Halo Doping Profile based DG MOSFET over Normal Doped DG MOS has been scrutinized and compared. The Graphs obtained for Different Oxide Thickness, Ambient Temperature, Gate Electrode Work Function and Substrate Doping Concentration for Normal, Gaussian and Gaussian-Halo Doped Double Gate MOSFETs is being followed. Figure 2(a). I-V-Characteristics-Gaussian-Doped Figure 2(b). I-V-Characteristics– Gaussian Doped DG MOS-Oxide Thickness Doped DG MOS-Ambient Temperature
  • 5. International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014 79 Figure 2(a). shows the dependence of Drain current and inversion channel regime variation due to the dielectric oxide thickness. For better understanding of the Id-Vg Characteristics of MOSFET with respect to different oxide thickness has been simulated thoroughly with different drain voltage values. Here in the simulation, = 0.05 volts and = 1.5 volts are taken for the analysis of its performance. There is a primary theory in the making that the Drain current performance of the MOSFET gets decreased when Thickness of the dielectric oxide is increased. This intuitively increases the Gate voltage to cause the channel inversion. Here is varied from 2nm to 5nm to compare the performance of Normal Doped and Gaussian Doped DG MOSFETs. From the graph plotted, it has been very clear that the leakage current of the Gaussian Doped MOSFET is relatively lesser than that of the Normal Doped MOSFET. Figure 2(b). shows the behaviour of DG MOSFET under different ambient temperature in both Normal and Gaussian Doped version. From the graph, it will be very precise that higher the ambient temperature leads to higher the sub-threshold leakage current. This tends to turn ON the transistor before the expected threshold setting of it. However the Gaussian Doped DG MOSFET possesses lesser leakage current than that of the Normal Doped version. This ambient Temperature analysis has been carried out since the MOS-Transistor used in an IC-Chip has to be accurate for the entire chip element to be salubrious. Also the Equipment such as Military PC’s will be used for security purpose even under zero Degrees Centigrade or above 30 degrees centigrade. At those instants, the MOS-Transistor should possess lesser leakage current in order to confirm the sustainable nature of the Device at various environments. Figure 2(c). I-V-Characteristics of Gaussian Doped Figure2(d) I-V-Characteristics of Gaussian Doped DG MOS with varying Gate Material. DG MOS with varying Substrate Doping Concentration. Figure 2(c). shows the Detailed Results for Gaussian doped DG MOSFET is obtained for materials such as Aluminium (Al), Silver (Ag) and Tungsten (W) for both Normal and Gaussian Doped DG MOSFET. The work Function of the respective metals is given by 4.08 eV, 4.26 eV and 4.55 eV. However Aluminium is used in the beginning of the MOSFETs era, the reason for Tungsten being the most widely used Gate Material is quite clear from the graph that it will provide lesser leakage current over other Materials. Moreover, this ensures that the Gaussian doping has further lesser leakage current than that of the normal doped DG MOSFET. Figure 2(d). shows the result obtained for Drain current characteristics of both Normal and Gaussian Doped DG MOSFETs. Two different drains to source voltages has been kept in predicting the graph to provide better insight in understanding the physics behind the operation of the DG MOSFET under different doping concentrations. Due to the leakage flux induced around the environment, the noise might induce the Normal Doped MOSFET into ON-Condition without the application of Gate Voltage. This might not occur in terms of Gaussian Doped DG MOS- Transistor since the knee voltage is a bit lag from the Normal Doped DG MOSFET.
  • 6. International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014 80 Figure 3(a). I-V-Characteristics of Gaussian Doped Figure3(b) I-V-Characteristics of Gaussian Doped DG MOS with varying Oxide Thickness. DG MOS with varying Ambient Temperature. Figure 3(a). shows the Graph that portrays the Drain current Performance characteristics for Gaussian come Halo Doped DG MOSFETs. Halo Doping is especially used in order to reduce SCE (Short Channel Effects). Due to this, the overall tunnelling will be far lesser than that of Gaussian Doped Double Gate MOSFETs. Also it is quite understandable that the tunnelling leakage is lesser when the oxide thickness between the gate and channel becomes furthermore less. Figure 3(b). shows the graph which is the Drain current characteristics of Gaussian come halo doped Double gate MOSFETs for Different Environment temperature such as 300 K (Room Temperature), 285 K and 275 K. It is again very likely that the leakage current in Gaussian-Halo Doped Double Gate MOSFET is lower than that of the Gaussian Doped DG MOSFET. Figure 3(a). I-V-Characteristics of Gaussian Doped Figure3(b) I-V-Characteristics of Gaussian Doped DG MOS with varying Gate Material. DG MOS with Substrate Doping Concentration. Figure 3(c). depicts the result showcases the Drain current characteristics of the Gaussian-Halo Doped Double Gate MOSFETs with Different Gate Material Work Function. Threshold voltage is defined as the voltage at which the MOSFET turns ON. It depends on the Work Function Difference between the Gate and Channel. From this result, it can be declared that Tungsten is appropriate metal for providing improved Drain current performance. Figure 3(d).Portrays the results obtained for Drain current performance of the Gaussian come Halo doped Double Gate MOSFETs. This is compared with the Normal and Gaussian Doped Double Gate MOSFETs Graph. From the results, it will be quite clear again that the Gaussian- halo doping provides furthermore lesser leakage current and improved drain current performance.
  • 7. International Journal of Information Sciences and Techniques (IJIST) Vol.4, No.3, May 2014 81 4. CONCLUSION The proposed work legitimately deals with Normal, Gaussian and Gaussian-Halo Double Gate Metal Oxide Semiconductor Field Effect Transistor (DG-MOSFET) and its Drain current performance characteristics with different parametric variations. The parameters such as Dielectric Oxide Thickness, Ambient Temperature, Gate Material Work Function and Substrate Doping concentration has been varied to provide the better understanding of the physics behind the MOSFET in this regime. From the results obtained, it can be inferred that Tungsten can provide lesser leakage current than that of the other materials, Drain current performance under Different temperature and neat exhibition of Tunnelling effect. Finally, substrate doping concentration such as Normal, Gaussian and Gaussian-Halo Doped DG MOSFETs is indulged in the analysis. The results obtained infer that the Drain current performance is quite higher in the order of Gaussian-Halo, Gaussian and Normal Doped Double Gate MOSFET. REFERENCES [1] Yannis Tsividis, Operation and Modeling of MOS Transistors. United Kingdom: Oxford University Press, 2007. [2] Sarvesh Dubey, Pramod Kumar Tiwari and S. Jit, “A Two Dimensional model for the Potential Distribution and Threshold voltage of short-channel double gate metal oxide semiconductor”, Journal of Applied Physics 108, 034518 (2010). [3] Pramod Kumar Tiwari and S. Jit, “A Sub-threshold swing model for Symmetric Double Gate (DG) MOSFETs with Vertical Gaussian Doping”, Journal of Semiconductor Technology and Science, Vol.10, NO.2, June 2010. [4] Sarvesh Dubey, Pramod Kumar Tiwari and S. Jit, “On-current modelling of short-channel double-gate (DG) MOSFETs with a vertical Gaussian-like doping profile”, Journal of semiconductor, Vol., 34, No.5,2013. [5] A. Nandi, A. K. Saxena, t al, “Analytical Modelling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile”, IEEE Transaction on Electron Devices, Vol., 60, Issue 11, 2013. [6] Petru Andrei, Isaak Mayergoyz, “Random Doping Fluctuations of Sub-Threshold characteristics in MOSFET Devices”, Solid State Electronics Elsevier Journal 47 (2003). [7] T. K. Chiang, “A new compact sub-threshold behaviour model Dual-Material Surrounding Gate (DMSG) MOSFETs”, Solid State Electronics Elsevier Journal 53 (2009). [8] Hamdy Abd El Hamid, JaumeroigGuitart and Benjamin Infguez, “Two-Dimensional Analytical Threshold Voltage and Sub-threshold Swing Model of Un-doped Symmetric Double-Gate MOSFETs”, IEEE Transaction on Electron Devices, Vol., 54, No. 6, June 2007. [9] Pujarani Ghosh, SubhasisHaldar, R. S. Gupta, Mridula Gupta, “An Analytical Drain current model for Dual Material Engineered Cylindrical/ Surrounded Gate MOSFET”, Microelectronics Journal 43 (2012). Authors R. P. Ramesh. He pursues B .E inElectronics and Communication Engineering in Velammal College of Engi-neering and Technology, Madurai. He is interested in nanoscale MOS devices. G. C. Vivek Chakaravarthi. Hepursues B .E in Electronics and Communication Engineering in Velammal College of Engineering and Technology, Madurai. He is interested in analog V LSI.