SlideShare uma empresa Scribd logo
1 de 7
Baixar para ler offline
International Journal of Computational Engineering Research||Vol, 03||Issue, 6||
www.ijceronline.com ||June||2013|| Page 34
THD Minimization of a Cascaded Nine Level Inverter Using
Sinusoidal PWM and Space Vector Modulation
G.Lavanya1,
N.Muruganandham2
1
Assistant Professor-EEE, IFET College of Engineering, Villupuram, Tamilnadu, Email:
2
Project Engineer, Aeon Automation Solutions, Chidambaram, Tamilnadu, India.
I. INTRODUCTION
The multilevel inverters have drawn tremendous interest in the power industry that is well suited for
use in reactive power compensation. The increasing number of energy sources and controlled AC drives
requires new strategies for the operation and management of the electricity grid in order to maintain or even to
improve the power supply reliability and quality [1]. Controlled AC drives in the megawatt range are usually
connected to the medium-voltage network. For these reasons, a new family of multilevel inverters has emerged
as the solution for working with higher voltage levels [2]. These inverters are suitable in high-voltage and high-
power applications due to their ability to synthesize waveforms with better harmonic spectrum and attain higher
voltages with a limited maximum device rating [3], the increased power ratings and reduced electromagnetic
interference (EMI) emission that can be achieved with the multiple DC levels that are available for synthesis of
the output voltage waveforms [4].Pulse-width modulation (PWM) techniques are gaining importance to control
the multilevel inverters for multi megawatt industrial applications, recently.
The output voltage waveforms of the multilevel inverters can be generated at low switching frequencies with
high efficiency, low distortion and also harmonics are shifted towards higher frequency bands. Many of the
PWM techniques have been developed to achieve the following advantages [6]:
 wide linear modulation range,
 less switching losses,
 less total harmonic distortion (THD) in the spectrum of switching waveform,
 Easy implementation and less computation time.
One of the most popular PWM techniques in the multilevel inverters is Space Vector Pulse Width Modulation
(SVPWM).
It was originally developed as a vector approach to PWM for three-phase inverters. Typical claims
made for SVPWM include the following [7]:
 It achieves the wide linear modulation range associated with PWM third-harmonic injection automatically,
without the need for distorted modulation.
 It has lower baseband harmonics than regular PWM or other sine based modulation methods optimizes
harmonics.
 Only one switch changes state at a time.
 It is fast and convenient to compute.
ABSTRACT:
Multi-level inverters offer several advantages such as a better output voltage with reduced
total harmonic distortion (THD), reduction of voltage ratings of the power semiconductor switching
devices and also the reduced electro-magnetic interference problems etc. Multilevel inverters synthesis
the AC output voltages from various DC voltages. Space Vector Modulation (SVM) is one of the most
popular PWM techniques used in multilevel inverters. SVM provides a best space vector performance,
sequences of different space vectors suitable for voltage source inverter is identified. In this paper a 9
level cascaded H-bridge inverter model for space vector PWM is established and simulated using
MATLAB/SIMULINK software and its performance is compared with sinusoidal PWM. The simulation
study reveals that space vector PWM utilizes dc bus voltage more effectively and generates less THD
when compared with sine PWM.
KEYWORDS: Multilevel Inverters, THD, Sinusoidal Pulse Width Modulation (SPWM), Space Vector
PWM.
Thd Minimization Of A Cascaded Nine Level Inverter…
www.ijceronline.com ||June||2013|| Page 35
II. MULTILEVEL INVERTER
Multilevel inverters easily produce high-power, high voltage output with the multilevel structure
because of the way in which device voltage stresses are controlled in the structure. Increasing the number of
voltage levels in the inverter, without requiring higher ratings on individual devices, can increase the power
rating. The unique structure of multilevel voltage source inverters allows them to reach high voltages with low
harmonics without the use of transformers or series-connected synchronized switching devices. As the number
of voltage levels increases, the harmonic content of the output voltage decreases significantly [6],[10],[11]. The
multilevel inverters synthesize a near sinusoidal voltage from several levels of DC voltages. As the number of
levels increases, the output has more steps, resembling a staircase wave that approaches a desired waveform.
The harmonic content of the output decreases as the number of levels increases [6], [12]. As the number of
levels increases, the output voltage that can be spanned by summing multiple voltage levels also increases [12],
[7], [8]. The multilevel inverter can be classified into three types: i) diode clamped multilevel inverter ii) flying
capacitors multilevel inverters and iii) cascaded multilevel inverter.
Fig. 1 configuration of cascaded m level inverter
Fig. 1 shows the configuration of cascaded multilevel inverter, the full bridge configuration with a separate DC
source, which may be batteries, fuel cells or solar cells and are connected in series [5],[9]. Each full bridge
inverter (FBI) unit can generate a three level output: +Vdc, 0 or –Vdc by connecting the DC source to the AC
load side by different combinations of the four switches S1, S2, S3 and S4.Using the top level as the example,
turning on S1 and S4 yields +Vdc output. Turning on S2 and S3 yields -Vdc output. Turning off all switches yields
0 volts output. The AC output voltage at other levels can be obtained in the same manner. The number of
voltage levels at the load generally defines the number of FBIs in cascade. If N is the number of DC sources, the
number of output voltage levels is m=2N+1.
The number of FBI units N is (m-1)/2 where m is the sum of the number of positive, negative and zero
levels in multilevel inverter output. The number of converters N also depends on: 1) the injected voltage and
current harmonic distortion requirements 2) the magnitude of the injected voltage required and 3) the available
power switch voltage ratings [8]. The chosen inverter structure is simple since no real power needs to be
supplied other than the losses. The DC sources are floating and no transformer is required for coupling to the
transmission system. For each FBI unit, the current rating is the nominal current of the transmission system. The
AC load rating and therefore the DC source rating depend upon the total compensation voltage required, the
number of converters and the sharing of the load voltage among individual units.
The main features of cascaded multilevel inverters are:
 For real power conversions from DC to AC, the cascaded inverters need separate DC sources. The structure of
separate DC sources is well suited for various renewable energy sources such as fuel cell, photovoltaic and
biomass.
 Least number of components is required to achieve the same number of voltage levels.
 Optimized circuit layout and packaging are possible
 Soft-switching techniques can be used to reduce switching losses and device stresses.
 The modular structure of the inverter leads to advantages in terms of manufacturing and flexibility of
application.
Thd Minimization Of A Cascaded Nine Level Inverter…
www.ijceronline.com ||June||2013|| Page 36
III. SPACE VECTOR MODULATION
Space Vector Modulation (SVM) is quite different from PWM methods. It is a more sophisticated
technique for generating sine wave that provides a higher voltage to the motor with lower total harmonic
distortion. Space Vector PWM (SVPWM) method is an advanced; computation intensive PWM method and
possibly the best techniques for variable frequency drive application. The circuit model of a typical three-phase
inverter is shown in Fig. 2. S1 to S6 are the six power switches that shape the output, which are controlled by the
switching variables a, a’, b, b’, c and c’. When an upper switch is switched on, i.e., when a, b or c is 1, the
corresponding lower transistor is switched off, i.e., the corresponding a’, b’ or c’ is 0. Therefore, the on and off
states of the upper switch S1, S3 and S5 can be used to determine the output voltage. SVPWM is a different
approach from PWM modulation.
Fig. 2 Typical Three-Phase Inverter
In this modulation technique the three phase quantities can be transformed to their equivalent two-phase
quantity either in synchronously rotating frame (or) stationary frame. From these two-phase components, the
reference vector magnitude can be found and used for modulating the inverter output. The process of obtaining
the rotating space vector is explained in the following section, considering the stationary reference frame.
3.1 Switching states of space vector modulation
Fig. 3 Relationship of abc and dq reference frame
Considering the stationary reference frame let the three-phase sinusoidal voltage component be,
Va = Vm sin⍵t (1)
Vb = Vm sin (⍵t-2π/3) (2)
Vc = Vm sin (⍵t+2π/3) (3)
The α-β components are found by Clark’s transformation. Space Vector Modulation refers to a special switching
sequence of the upper three power transistors of a three-phase power inverter. The stationary dq reference frame
that consists of the horizontal (d) and vertical (q) axes as depicted in Fig.3. From Fig. 3, the relation between
these two reference frames is below
Vdq0 = Ks Vabc (4)
(5)
Vdqo = [VdVqVo]T
& Vabc = [VaVbVc]T
(6)
In fig.3 this transformation is equivalent to orthogonal projection [a b c]T
onto the two dimensional vector
perpendicular to the vector [1 1 1]T
in a three dimensional system. Six non-zero vectors and two zero vectors are
depicted. Six non-zero vectors (V1-V6) shape the axes of a hexagonal as in Fig.4, and supplies power to the
load. The angle between any adjacent two non-zero vectors is 60 degrees.
S5S1 S3
S4 S6 S2
Thd Minimization Of A Cascaded Nine Level Inverter…
www.ijceronline.com ||June||2013|| Page 37
Meanwhile, two zero vectors (V0 and V7) and are at the origin and apply zero voltage to the load. The
eight vectors are called the basic space vectors and are denoted by (V0,V1,V2,V3,V4,V5,V6,V7). The same
transformation can be applied to the desired output voltage to get the desired reference voltage vector, Vref in the
d-q plane. The objective of SVM technique is to approximate the reference voltage vector Vref using the eight
switching patterns. One simple method of approximation is to generate the average output of the inverter in a
small period T to be the same as that of Vref in the same period. 6 active vectors are (V1,V2,V3,V4,V5,V6). DC
link voltage is supplied to the load. Each sector (1 to 6): 60 degrees. Two zero vectors are (V0 and V7). They are
located at origin. No voltage is supplied to the load.
Fig .4 basic switching vectors and sectors
For 180° mode of operation, there exist six switching states and additionally two more states, which
make all three switches of either upper arms or lower arms ON. To code these eight states in binary (one-zero
representation), it is required to have three bits (23
= 8). And also, as always upper and lower switches are
commutated in complementary fashion, it is enough to represent the status of either upper or lower arm
switches.
Table-1 Switch states for three phase inverter
S1 through S6 are the six power transistors that shape the output voltage. When an upper switch is
turned on (i.e., a, b or c is “1”), the corresponding lower switch is turned off (i.e., a', b' or c' is “0”).Eight
possible combinations of on and off patterns for the three upper transistors (S1, S3, S5) are possible.
IV. SIMULATION RESULTS
The main aim of any modulation technique is to obtain variable output having maximum fundamental
component with minimum harmonics. The objective of Pulse Width Modulation techniques is enhancement of
fundamental output voltage and reduction of harmonic content in Three Phase Voltage Source Inverters. In this
paper different PWM techniques are compared in terms of Total Harmonic Distortion (THD). Simulink Models
has been developed for SPWM, SVPWM, and the Simulation work is carried in MATLAB /Simulink.
Voltage
Vectors
Switching
Vectors
Line to neutral voltage Line to line voltage
a b c Van Vbn Vcn Vab Vbc Vca
Vo 0 0 0 0 0 0 0 0 0
V1 1 0 0 2/3 -1/3 -1/3 1 0 -1
V2 1 1 0 1/3 1/3 -2/3 0 1 -1
V3 0 1 0 -1/3 2/3 -1/3 -1 1 0
V4 0 1 1 -2/3 1/3 1/3 -1 0 1
V5 0 0 1 -1/3 -1/3 2/3 0 -1 1
V6 1 0 1 1/3 -2/3 1/3 1 -1 0
V7 1 1 1 0 0 0 0 0 0
Thd Minimization Of A Cascaded Nine Level Inverter…
www.ijceronline.com ||June||2013|| Page 38
4.1 Simulation Sinusoidal PWM
In Sinusoidal PWM three phase reference modulating signals are compared against a common
triangular carrier to generate the PWM signals for the three phases. Fig.5 shows the Simulink of cascaded nine
level inverter with sinusoidal pulse width modulation scheme. Simulation has been carried out by varying the
modulation index between 0 and 1.
Fig.5 Simulink of cascaded nine level inverter with SPWM
4.2 Simulation Space vector modulation
Space vector PWM is an advanced technique used for variable frequency drive applications. It utilizes
dc bus voltage more effectively and generates less THD in the Cascaded H Bridge Inverter. SVPWM utilize a
chaotic changing switching frequency to spread the harmonics continuously to a wide band area so that the peak
harmonics can be reduced greatly. Figs.6 and 7 shows the Simulink of cascaded nine level inverter with space
vector pulse width modulation scheme and switching strategy of SVPWM. Simulation has been carried out by
varying the modulation index between 0 and 1.
Fig.6 Simulink of cascaded nine level inverter with SVPWM
Fig.7 Simulink of cascaded nine level inverter with SVPWM switching strategy
1
Out1
Vq0
Vd0
Ts-pulse
s/w state selector
state selector
.4
m
mag
theta1
S/H pulse
Vq0
Vd0
local vector gen.
sector
s/w state selector
gating signals
gating
signal generator
pi/2
delta
c phase
b phase
a
b
c
sector
mag
theta1
abc -> mag + local theta1
a phase
f(u)
Vc_ref
f(u)
Vb_ref
f(u)
Va_ref
Scope6
Scope42
2 Constant<= 1e-005
-C-
0
-C-
-
[1x4]
+
Thd Minimization Of A Cascaded Nine Level Inverter…
www.ijceronline.com ||June||2013|| Page 39
Fig.8. FFT and THD analysis of cascaded nine level inverter using SPWM with ma=0.8
Fig.9. FFT and THD analysis of cascaded nine level inverter using SVPWM with ma=0.8
Table-2 Comparisons between SPWM and SVPWM by varying modulation index
(For 9 level cascaded H- bridge inverter)
Technique Sinusoidal PWM Space Vector PWM
Modulation Index (M) Output line voltage
(volts)
THD (%) Output line voltage
(volts)
THD (%)
0.4 57.60 148.57 61.45 1.57
0.6 65.70 121.60 83.74 1.25
0.8 90.27 69.01 100.40 1.07
1.0 117.80 61.56 123.00 0.92
Thd Minimization Of A Cascaded Nine Level Inverter…
www.ijceronline.com ||June||2013|| Page 40
V. CONCLUSION
Space vector Modulation Technique has become the most popular and important PWM technique for
Three Phase Voltage Source Inverters. In this paper first comparative analysis of Space Vector PWM with
conventional SPWM for a 9 level Inverter is carried out. The Simulation study reveals that SVPWM gives
0.92% enhanced fundamental output with better quality i.e. lesser THD compared to SPWM. Space vector
Modulation Technique has become the most popular and important PWM technique for Three Phase Inverters.
In this paper first comparative analysis of Space Vector PWM with conventional SPWM for a 9 level Inverter is
carried out. The Simulation study reveals that SVPWM gives 0.92% enhanced fundamental output with better
quality i.e. lesser THD compared to SPWM. PWM strategies viz. SPWM and SVPWM are implemented in
MATLAB/SIMULINK software and its performance is compared with conventional PWM techniques.
REFERENCES
[1] J.M. Carrasco, L.G. Franquelo, J.T. Bialasiewicz, E. Galvan, R.C.P. Guisado, M.A.M.Prats, J.I. Leon, N. Moreno-Alfonso,
Power-electronic systems for the grid integration of renewable energy sources: a survey, IEEE Transactions on Industrial
Electronics (2006) 1002–1016.
[2] J. Rodriguez, J.S. Lai, F.Z. Peng, Multilevel inverters: a survey of topologies, controls and applications, IEEE Transactions on
Industrial Electronics 49 (2002) 724–738.
[3] M.D. Manjrekar, P.K. Steimer, T.A. Lipo, Hybrid multilevel power conversion system: a competitive solution for high-power
applications, Industry Applications Conference 3 (1999) 1520–1527.
[4] L.P. Chiang, D.G. Holmes, T.A. Lipo, Implementation and control of distributed PWM cascaded multilevel inverters with
minimal harmonic distortion and common-mode voltage, IEEE Transactions on Power Electronics 20 (2005) 90–99.
[5] G.C.Cho, N.S. Choi, C.T.Rim and G.H.Cho, “Modelling and control of a static VAR compensator using an inverter topology”,
IEEE Trans. Power Electonics, vol. 10, no.1, Jan. 1995.
[6] P.Moore and P.Ashmole, “Flexible AC transmission systems- part 4: advanced FACTS controllers”, IEE Power Eng., pp 95-100,
Apr.1998.
[7] S.Mori, K.Matsuno, M.Takeda and M.Seto “Development of a large static VAR generation using self-commuted inverters for
improving power system stability”, IEEE Trans. Power system, vol. 8, pp 371- 377, Feb 1993.
[8] A.Nabae, I.Takahashi and H.Akagi, “A new neutral point clamped PWM inverter”, IEEE. Transaction on Industry Applications,
vol .17, no. 5, pp 518-523, Sep/Oct 1981.
[9] F.Z.Peng and J.S.Lai, “Dynamic performance and control of a staticVAR generator using cascade multilevel inverter”, IEEE
Trans Ind. Applications, vol 33, pp 748-755, May/June 1997.
[10] F.Z.Peng, J.S.Lai, J.W.Mckeever and J.Vancovering, “A multilevel voltage source inverter with separate DC sources for static
VAR generation”, IEEE Trans. Ind. Applications,vol. 32, pp 1130-1148, Sep/Oct 1996.
[11] N.G.Hingorani and L.Gyugyi, Understanding FACTS, Piscataway NJ, IEEE Press, 2000.
[12] M.H.Rashid, Power Electronics: circuits, devices and applications, Prentice-Hall, USA, Second edition, 1993. delivery,vol. 8, no.
3, July 1993 and design. New York: John Wiley & Sons Inc.; 1995.

Mais conteúdo relacionado

Mais procurados

11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)IAESIJEECS
 
Low voltage ride through control of modular multilevel converter based hvdc s...
Low voltage ride through control of modular multilevel converter based hvdc s...Low voltage ride through control of modular multilevel converter based hvdc s...
Low voltage ride through control of modular multilevel converter based hvdc s...Ghazal Falahi
 
IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...
IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...
IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...IRJET Journal
 
H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...
H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...
H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...IJERA Editor
 
Advanced techniques of PULSE WIDTH MODULATION.
Advanced techniques of PULSE WIDTH MODULATION.Advanced techniques of PULSE WIDTH MODULATION.
Advanced techniques of PULSE WIDTH MODULATION.Subashini Puchalapalli
 
PWM control techniques for three phase three level inverter drives
PWM control techniques for three phase three level inverter drivesPWM control techniques for three phase three level inverter drives
PWM control techniques for three phase three level inverter drivesTELKOMNIKA JOURNAL
 
Multi Carrier based Multilevel Inverter with Minimal Harmonic Distortion
Multi Carrier based Multilevel Inverter with Minimal Harmonic DistortionMulti Carrier based Multilevel Inverter with Minimal Harmonic Distortion
Multi Carrier based Multilevel Inverter with Minimal Harmonic DistortionIJPEDS-IAES
 
IRJET- Design and Implementation of Isolated Multi-Output Flyback Converter
IRJET- Design and Implementation of Isolated Multi-Output Flyback ConverterIRJET- Design and Implementation of Isolated Multi-Output Flyback Converter
IRJET- Design and Implementation of Isolated Multi-Output Flyback ConverterIRJET Journal
 
Thd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc valuesThd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc valuesGhazal Falahi
 
Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...
Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...
Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...IJAAS Team
 
Commutation torque ripple in bldc by sepic and npc
Commutation torque ripple in bldc by sepic and npcCommutation torque ripple in bldc by sepic and npc
Commutation torque ripple in bldc by sepic and npcKollimarla Pavankumar
 
Control of modular multilevel converter based hvdc systems during asymmetrica...
Control of modular multilevel converter based hvdc systems during asymmetrica...Control of modular multilevel converter based hvdc systems during asymmetrica...
Control of modular multilevel converter based hvdc systems during asymmetrica...Ghazal Falahi
 
Design, Modeling and control of modular multilevel converters (MMC) based hvd...
Design, Modeling and control of modular multilevel converters (MMC) based hvd...Design, Modeling and control of modular multilevel converters (MMC) based hvd...
Design, Modeling and control of modular multilevel converters (MMC) based hvd...Ghazal Falahi
 
Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...
Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...
Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...IJERA Editor
 
Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...
Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...
Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...IAES-IJPEDS
 

Mais procurados (20)

11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)
 
Low voltage ride through control of modular multilevel converter based hvdc s...
Low voltage ride through control of modular multilevel converter based hvdc s...Low voltage ride through control of modular multilevel converter based hvdc s...
Low voltage ride through control of modular multilevel converter based hvdc s...
 
IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...
IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...
IRJET- Series and Shunt Compensation in UPFC using Cascaded Multilevel Invert...
 
H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...
H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...
H6 Transformer less Topology and Its Modulation Strategy for Mitigating Cm Cu...
 
Advanced techniques of PULSE WIDTH MODULATION.
Advanced techniques of PULSE WIDTH MODULATION.Advanced techniques of PULSE WIDTH MODULATION.
Advanced techniques of PULSE WIDTH MODULATION.
 
PWM control techniques for three phase three level inverter drives
PWM control techniques for three phase three level inverter drivesPWM control techniques for three phase three level inverter drives
PWM control techniques for three phase three level inverter drives
 
Multi Carrier based Multilevel Inverter with Minimal Harmonic Distortion
Multi Carrier based Multilevel Inverter with Minimal Harmonic DistortionMulti Carrier based Multilevel Inverter with Minimal Harmonic Distortion
Multi Carrier based Multilevel Inverter with Minimal Harmonic Distortion
 
call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...
 
IRJET- Design and Implementation of Isolated Multi-Output Flyback Converter
IRJET- Design and Implementation of Isolated Multi-Output Flyback ConverterIRJET- Design and Implementation of Isolated Multi-Output Flyback Converter
IRJET- Design and Implementation of Isolated Multi-Output Flyback Converter
 
X04506129133
X04506129133X04506129133
X04506129133
 
Thd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc valuesThd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc values
 
T34123128
T34123128T34123128
T34123128
 
Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...
Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...
Analysis and Implementation of Unipolar PWM Strategies for Three Phase Cascad...
 
Commutation torque ripple in bldc by sepic and npc
Commutation torque ripple in bldc by sepic and npcCommutation torque ripple in bldc by sepic and npc
Commutation torque ripple in bldc by sepic and npc
 
Control of modular multilevel converter based hvdc systems during asymmetrica...
Control of modular multilevel converter based hvdc systems during asymmetrica...Control of modular multilevel converter based hvdc systems during asymmetrica...
Control of modular multilevel converter based hvdc systems during asymmetrica...
 
Performance Comparison of Star Connected Cascaded STATCOM Using Different PWM...
Performance Comparison of Star Connected Cascaded STATCOM Using Different PWM...Performance Comparison of Star Connected Cascaded STATCOM Using Different PWM...
Performance Comparison of Star Connected Cascaded STATCOM Using Different PWM...
 
Design, Modeling and control of modular multilevel converters (MMC) based hvd...
Design, Modeling and control of modular multilevel converters (MMC) based hvd...Design, Modeling and control of modular multilevel converters (MMC) based hvd...
Design, Modeling and control of modular multilevel converters (MMC) based hvd...
 
Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...
Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...
Hybrid T-I-D and Fuzzy Logic Based SVC Controller for Transient Stability Enh...
 
I010246467
I010246467I010246467
I010246467
 
Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...
Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...
Fuzzy Bang-Bang Control Scheme of USSC for Voltage Sag Mitigation due to Shor...
 

Destaque

Comparison of symmetrical and asymmetrical cascaded
Comparison of symmetrical and asymmetrical cascadedComparison of symmetrical and asymmetrical cascaded
Comparison of symmetrical and asymmetrical cascadedeSAT Publishing House
 
Comparative study of hybrid and cascaded h bridge
Comparative study of hybrid and cascaded h bridgeComparative study of hybrid and cascaded h bridge
Comparative study of hybrid and cascaded h bridgeeSAT Publishing House
 
D03310019025
D03310019025D03310019025
D03310019025theijes
 
A new cascaded multilevel inverter with less no of switches
A new cascaded multilevel inverter with less no of switchesA new cascaded multilevel inverter with less no of switches
A new cascaded multilevel inverter with less no of switcheseSAT Publishing House
 
Multilevel inverter
Multilevel inverterMultilevel inverter
Multilevel inverterusic123
 
Cascaded h bridge multilevel inverter for induction motor drives
Cascaded h bridge multilevel inverter for induction motor drivesCascaded h bridge multilevel inverter for induction motor drives
Cascaded h bridge multilevel inverter for induction motor driveseSAT Publishing House
 
cascaded multilevel inverter project
cascaded multilevel inverter projectcascaded multilevel inverter project
cascaded multilevel inverter projectShiva Kumar
 

Destaque (7)

Comparison of symmetrical and asymmetrical cascaded
Comparison of symmetrical and asymmetrical cascadedComparison of symmetrical and asymmetrical cascaded
Comparison of symmetrical and asymmetrical cascaded
 
Comparative study of hybrid and cascaded h bridge
Comparative study of hybrid and cascaded h bridgeComparative study of hybrid and cascaded h bridge
Comparative study of hybrid and cascaded h bridge
 
D03310019025
D03310019025D03310019025
D03310019025
 
A new cascaded multilevel inverter with less no of switches
A new cascaded multilevel inverter with less no of switchesA new cascaded multilevel inverter with less no of switches
A new cascaded multilevel inverter with less no of switches
 
Multilevel inverter
Multilevel inverterMultilevel inverter
Multilevel inverter
 
Cascaded h bridge multilevel inverter for induction motor drives
Cascaded h bridge multilevel inverter for induction motor drivesCascaded h bridge multilevel inverter for induction motor drives
Cascaded h bridge multilevel inverter for induction motor drives
 
cascaded multilevel inverter project
cascaded multilevel inverter projectcascaded multilevel inverter project
cascaded multilevel inverter project
 

Semelhante a International Journal of Computational Engineering Research(IJCER)

Report On diode clamp three level inverter
Report On diode clamp three level inverterReport On diode clamp three level inverter
Report On diode clamp three level inverterVinay Singh
 
A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...
A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...
A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...IJMTST Journal
 
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...ecij
 
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...ecij
 
Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...
Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...
Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...IJERA Editor
 
Simulation and study of multilevel inverter (report)
Simulation and study of multilevel inverter (report)Simulation and study of multilevel inverter (report)
Simulation and study of multilevel inverter (report)Arpit Kurel
 
Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...
Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...
Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...IOSR Journals
 
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...IRJET Journal
 
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...IRJET Journal
 
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...IAES-IJPEDS
 
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...IJMTST Journal
 
Efitra1006
Efitra1006Efitra1006
Efitra1006matavulj
 
D032030035038
D032030035038D032030035038
D032030035038theijes
 
Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...
Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...
Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...ijeei-iaes
 
Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...
Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...
Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...IJERA Editor
 

Semelhante a International Journal of Computational Engineering Research(IJCER) (20)

Ai34212218
Ai34212218Ai34212218
Ai34212218
 
Report On diode clamp three level inverter
Report On diode clamp three level inverterReport On diode clamp three level inverter
Report On diode clamp three level inverter
 
A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...
A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...
A New Configuration of Asymmetric Multilevel Converter to Maximize the Number...
 
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
 
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
COMPREHENSIVE ANALYSIS AND SIMULATION OF MULTILEVEL POWER CONVERTERS TO CURTA...
 
Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...
Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...
Power Quality Improvement Using Cascaded H-Bridge Multilevel Inverter Based D...
 
Simulation and study of multilevel inverter (report)
Simulation and study of multilevel inverter (report)Simulation and study of multilevel inverter (report)
Simulation and study of multilevel inverter (report)
 
Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...
Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...
Design and Optimum Arrangement Of 3-phase Cascade Multilevel Inverter for Con...
 
Ki3418621868
Ki3418621868Ki3418621868
Ki3418621868
 
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
 
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
Power Quality Analysis Using Active NPC Multilevel inverter in PV sourced sta...
 
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...
Asymmetrical Cascaded Multi Level Inverter using Control Freedom Pulse width ...
 
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...
Analysis of 7-Level Cascaded & MLDCLI with Sinusoidal PWM & Modified Referenc...
 
Level Shifted Discontinuous PWM Algorithms to Minimize Common Mode Voltage fo...
Level Shifted Discontinuous PWM Algorithms to Minimize Common Mode Voltage fo...Level Shifted Discontinuous PWM Algorithms to Minimize Common Mode Voltage fo...
Level Shifted Discontinuous PWM Algorithms to Minimize Common Mode Voltage fo...
 
Efitra1006
Efitra1006Efitra1006
Efitra1006
 
D032030035038
D032030035038D032030035038
D032030035038
 
Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...
Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...
Investigation of TTMC-SVPWM Strategies for Diode Clamped and Cascaded H-bridg...
 
Performance Analysis of FPGA based Diode Clamped Multilevel Inverter Fed Indu...
Performance Analysis of FPGA based Diode Clamped Multilevel Inverter Fed Indu...Performance Analysis of FPGA based Diode Clamped Multilevel Inverter Fed Indu...
Performance Analysis of FPGA based Diode Clamped Multilevel Inverter Fed Indu...
 
Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...
Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...
Investigation of THD for Cascaded Multi-Level Inverter Using Multicarrier Mod...
 
PWM
PWMPWM
PWM
 

Último

A Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersA Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersNicole Novielli
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLScyllaDB
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteDianaGray10
 
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptxThe Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptxLoriGlavin3
 
Training state-of-the-art general text embedding
Training state-of-the-art general text embeddingTraining state-of-the-art general text embedding
Training state-of-the-art general text embeddingZilliz
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024Stephanie Beckett
 
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningDSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningLars Bell
 
Rise of the Machines: Known As Drones...
Rise of the Machines: Known As Drones...Rise of the Machines: Known As Drones...
Rise of the Machines: Known As Drones...Rick Flair
 
Moving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfMoving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfLoriGlavin3
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxThe Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxLoriGlavin3
 
"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii SoldatenkoFwdays
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxLoriGlavin3
 
unit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptxunit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptxBkGupta21
 
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Manik S Magar
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek SchlawackFwdays
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brandgvaughan
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Mark Simos
 
TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024Lonnie McRorey
 
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024BookNet Canada
 

Último (20)

A Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software DevelopersA Journey Into the Emotions of Software Developers
A Journey Into the Emotions of Software Developers
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQL
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
 
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptxThe Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
The Fit for Passkeys for Employee and Consumer Sign-ins: FIDO Paris Seminar.pptx
 
Training state-of-the-art general text embedding
Training state-of-the-art general text embeddingTraining state-of-the-art general text embedding
Training state-of-the-art general text embedding
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
 
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningDSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine Tuning
 
Rise of the Machines: Known As Drones...
Rise of the Machines: Known As Drones...Rise of the Machines: Known As Drones...
Rise of the Machines: Known As Drones...
 
Moving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdfMoving Beyond Passwords: FIDO Paris Seminar.pdf
Moving Beyond Passwords: FIDO Paris Seminar.pdf
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxThe Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
 
"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptx
 
unit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptxunit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptx
 
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brand
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
 
TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024TeamStation AI System Report LATAM IT Salaries 2024
TeamStation AI System Report LATAM IT Salaries 2024
 
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
 

International Journal of Computational Engineering Research(IJCER)

  • 1. International Journal of Computational Engineering Research||Vol, 03||Issue, 6|| www.ijceronline.com ||June||2013|| Page 34 THD Minimization of a Cascaded Nine Level Inverter Using Sinusoidal PWM and Space Vector Modulation G.Lavanya1, N.Muruganandham2 1 Assistant Professor-EEE, IFET College of Engineering, Villupuram, Tamilnadu, Email: 2 Project Engineer, Aeon Automation Solutions, Chidambaram, Tamilnadu, India. I. INTRODUCTION The multilevel inverters have drawn tremendous interest in the power industry that is well suited for use in reactive power compensation. The increasing number of energy sources and controlled AC drives requires new strategies for the operation and management of the electricity grid in order to maintain or even to improve the power supply reliability and quality [1]. Controlled AC drives in the megawatt range are usually connected to the medium-voltage network. For these reasons, a new family of multilevel inverters has emerged as the solution for working with higher voltage levels [2]. These inverters are suitable in high-voltage and high- power applications due to their ability to synthesize waveforms with better harmonic spectrum and attain higher voltages with a limited maximum device rating [3], the increased power ratings and reduced electromagnetic interference (EMI) emission that can be achieved with the multiple DC levels that are available for synthesis of the output voltage waveforms [4].Pulse-width modulation (PWM) techniques are gaining importance to control the multilevel inverters for multi megawatt industrial applications, recently. The output voltage waveforms of the multilevel inverters can be generated at low switching frequencies with high efficiency, low distortion and also harmonics are shifted towards higher frequency bands. Many of the PWM techniques have been developed to achieve the following advantages [6]:  wide linear modulation range,  less switching losses,  less total harmonic distortion (THD) in the spectrum of switching waveform,  Easy implementation and less computation time. One of the most popular PWM techniques in the multilevel inverters is Space Vector Pulse Width Modulation (SVPWM). It was originally developed as a vector approach to PWM for three-phase inverters. Typical claims made for SVPWM include the following [7]:  It achieves the wide linear modulation range associated with PWM third-harmonic injection automatically, without the need for distorted modulation.  It has lower baseband harmonics than regular PWM or other sine based modulation methods optimizes harmonics.  Only one switch changes state at a time.  It is fast and convenient to compute. ABSTRACT: Multi-level inverters offer several advantages such as a better output voltage with reduced total harmonic distortion (THD), reduction of voltage ratings of the power semiconductor switching devices and also the reduced electro-magnetic interference problems etc. Multilevel inverters synthesis the AC output voltages from various DC voltages. Space Vector Modulation (SVM) is one of the most popular PWM techniques used in multilevel inverters. SVM provides a best space vector performance, sequences of different space vectors suitable for voltage source inverter is identified. In this paper a 9 level cascaded H-bridge inverter model for space vector PWM is established and simulated using MATLAB/SIMULINK software and its performance is compared with sinusoidal PWM. The simulation study reveals that space vector PWM utilizes dc bus voltage more effectively and generates less THD when compared with sine PWM. KEYWORDS: Multilevel Inverters, THD, Sinusoidal Pulse Width Modulation (SPWM), Space Vector PWM.
  • 2. Thd Minimization Of A Cascaded Nine Level Inverter… www.ijceronline.com ||June||2013|| Page 35 II. MULTILEVEL INVERTER Multilevel inverters easily produce high-power, high voltage output with the multilevel structure because of the way in which device voltage stresses are controlled in the structure. Increasing the number of voltage levels in the inverter, without requiring higher ratings on individual devices, can increase the power rating. The unique structure of multilevel voltage source inverters allows them to reach high voltages with low harmonics without the use of transformers or series-connected synchronized switching devices. As the number of voltage levels increases, the harmonic content of the output voltage decreases significantly [6],[10],[11]. The multilevel inverters synthesize a near sinusoidal voltage from several levels of DC voltages. As the number of levels increases, the output has more steps, resembling a staircase wave that approaches a desired waveform. The harmonic content of the output decreases as the number of levels increases [6], [12]. As the number of levels increases, the output voltage that can be spanned by summing multiple voltage levels also increases [12], [7], [8]. The multilevel inverter can be classified into three types: i) diode clamped multilevel inverter ii) flying capacitors multilevel inverters and iii) cascaded multilevel inverter. Fig. 1 configuration of cascaded m level inverter Fig. 1 shows the configuration of cascaded multilevel inverter, the full bridge configuration with a separate DC source, which may be batteries, fuel cells or solar cells and are connected in series [5],[9]. Each full bridge inverter (FBI) unit can generate a three level output: +Vdc, 0 or –Vdc by connecting the DC source to the AC load side by different combinations of the four switches S1, S2, S3 and S4.Using the top level as the example, turning on S1 and S4 yields +Vdc output. Turning on S2 and S3 yields -Vdc output. Turning off all switches yields 0 volts output. The AC output voltage at other levels can be obtained in the same manner. The number of voltage levels at the load generally defines the number of FBIs in cascade. If N is the number of DC sources, the number of output voltage levels is m=2N+1. The number of FBI units N is (m-1)/2 where m is the sum of the number of positive, negative and zero levels in multilevel inverter output. The number of converters N also depends on: 1) the injected voltage and current harmonic distortion requirements 2) the magnitude of the injected voltage required and 3) the available power switch voltage ratings [8]. The chosen inverter structure is simple since no real power needs to be supplied other than the losses. The DC sources are floating and no transformer is required for coupling to the transmission system. For each FBI unit, the current rating is the nominal current of the transmission system. The AC load rating and therefore the DC source rating depend upon the total compensation voltage required, the number of converters and the sharing of the load voltage among individual units. The main features of cascaded multilevel inverters are:  For real power conversions from DC to AC, the cascaded inverters need separate DC sources. The structure of separate DC sources is well suited for various renewable energy sources such as fuel cell, photovoltaic and biomass.  Least number of components is required to achieve the same number of voltage levels.  Optimized circuit layout and packaging are possible  Soft-switching techniques can be used to reduce switching losses and device stresses.  The modular structure of the inverter leads to advantages in terms of manufacturing and flexibility of application.
  • 3. Thd Minimization Of A Cascaded Nine Level Inverter… www.ijceronline.com ||June||2013|| Page 36 III. SPACE VECTOR MODULATION Space Vector Modulation (SVM) is quite different from PWM methods. It is a more sophisticated technique for generating sine wave that provides a higher voltage to the motor with lower total harmonic distortion. Space Vector PWM (SVPWM) method is an advanced; computation intensive PWM method and possibly the best techniques for variable frequency drive application. The circuit model of a typical three-phase inverter is shown in Fig. 2. S1 to S6 are the six power switches that shape the output, which are controlled by the switching variables a, a’, b, b’, c and c’. When an upper switch is switched on, i.e., when a, b or c is 1, the corresponding lower transistor is switched off, i.e., the corresponding a’, b’ or c’ is 0. Therefore, the on and off states of the upper switch S1, S3 and S5 can be used to determine the output voltage. SVPWM is a different approach from PWM modulation. Fig. 2 Typical Three-Phase Inverter In this modulation technique the three phase quantities can be transformed to their equivalent two-phase quantity either in synchronously rotating frame (or) stationary frame. From these two-phase components, the reference vector magnitude can be found and used for modulating the inverter output. The process of obtaining the rotating space vector is explained in the following section, considering the stationary reference frame. 3.1 Switching states of space vector modulation Fig. 3 Relationship of abc and dq reference frame Considering the stationary reference frame let the three-phase sinusoidal voltage component be, Va = Vm sin⍵t (1) Vb = Vm sin (⍵t-2π/3) (2) Vc = Vm sin (⍵t+2π/3) (3) The α-β components are found by Clark’s transformation. Space Vector Modulation refers to a special switching sequence of the upper three power transistors of a three-phase power inverter. The stationary dq reference frame that consists of the horizontal (d) and vertical (q) axes as depicted in Fig.3. From Fig. 3, the relation between these two reference frames is below Vdq0 = Ks Vabc (4) (5) Vdqo = [VdVqVo]T & Vabc = [VaVbVc]T (6) In fig.3 this transformation is equivalent to orthogonal projection [a b c]T onto the two dimensional vector perpendicular to the vector [1 1 1]T in a three dimensional system. Six non-zero vectors and two zero vectors are depicted. Six non-zero vectors (V1-V6) shape the axes of a hexagonal as in Fig.4, and supplies power to the load. The angle between any adjacent two non-zero vectors is 60 degrees. S5S1 S3 S4 S6 S2
  • 4. Thd Minimization Of A Cascaded Nine Level Inverter… www.ijceronline.com ||June||2013|| Page 37 Meanwhile, two zero vectors (V0 and V7) and are at the origin and apply zero voltage to the load. The eight vectors are called the basic space vectors and are denoted by (V0,V1,V2,V3,V4,V5,V6,V7). The same transformation can be applied to the desired output voltage to get the desired reference voltage vector, Vref in the d-q plane. The objective of SVM technique is to approximate the reference voltage vector Vref using the eight switching patterns. One simple method of approximation is to generate the average output of the inverter in a small period T to be the same as that of Vref in the same period. 6 active vectors are (V1,V2,V3,V4,V5,V6). DC link voltage is supplied to the load. Each sector (1 to 6): 60 degrees. Two zero vectors are (V0 and V7). They are located at origin. No voltage is supplied to the load. Fig .4 basic switching vectors and sectors For 180° mode of operation, there exist six switching states and additionally two more states, which make all three switches of either upper arms or lower arms ON. To code these eight states in binary (one-zero representation), it is required to have three bits (23 = 8). And also, as always upper and lower switches are commutated in complementary fashion, it is enough to represent the status of either upper or lower arm switches. Table-1 Switch states for three phase inverter S1 through S6 are the six power transistors that shape the output voltage. When an upper switch is turned on (i.e., a, b or c is “1”), the corresponding lower switch is turned off (i.e., a', b' or c' is “0”).Eight possible combinations of on and off patterns for the three upper transistors (S1, S3, S5) are possible. IV. SIMULATION RESULTS The main aim of any modulation technique is to obtain variable output having maximum fundamental component with minimum harmonics. The objective of Pulse Width Modulation techniques is enhancement of fundamental output voltage and reduction of harmonic content in Three Phase Voltage Source Inverters. In this paper different PWM techniques are compared in terms of Total Harmonic Distortion (THD). Simulink Models has been developed for SPWM, SVPWM, and the Simulation work is carried in MATLAB /Simulink. Voltage Vectors Switching Vectors Line to neutral voltage Line to line voltage a b c Van Vbn Vcn Vab Vbc Vca Vo 0 0 0 0 0 0 0 0 0 V1 1 0 0 2/3 -1/3 -1/3 1 0 -1 V2 1 1 0 1/3 1/3 -2/3 0 1 -1 V3 0 1 0 -1/3 2/3 -1/3 -1 1 0 V4 0 1 1 -2/3 1/3 1/3 -1 0 1 V5 0 0 1 -1/3 -1/3 2/3 0 -1 1 V6 1 0 1 1/3 -2/3 1/3 1 -1 0 V7 1 1 1 0 0 0 0 0 0
  • 5. Thd Minimization Of A Cascaded Nine Level Inverter… www.ijceronline.com ||June||2013|| Page 38 4.1 Simulation Sinusoidal PWM In Sinusoidal PWM three phase reference modulating signals are compared against a common triangular carrier to generate the PWM signals for the three phases. Fig.5 shows the Simulink of cascaded nine level inverter with sinusoidal pulse width modulation scheme. Simulation has been carried out by varying the modulation index between 0 and 1. Fig.5 Simulink of cascaded nine level inverter with SPWM 4.2 Simulation Space vector modulation Space vector PWM is an advanced technique used for variable frequency drive applications. It utilizes dc bus voltage more effectively and generates less THD in the Cascaded H Bridge Inverter. SVPWM utilize a chaotic changing switching frequency to spread the harmonics continuously to a wide band area so that the peak harmonics can be reduced greatly. Figs.6 and 7 shows the Simulink of cascaded nine level inverter with space vector pulse width modulation scheme and switching strategy of SVPWM. Simulation has been carried out by varying the modulation index between 0 and 1. Fig.6 Simulink of cascaded nine level inverter with SVPWM Fig.7 Simulink of cascaded nine level inverter with SVPWM switching strategy 1 Out1 Vq0 Vd0 Ts-pulse s/w state selector state selector .4 m mag theta1 S/H pulse Vq0 Vd0 local vector gen. sector s/w state selector gating signals gating signal generator pi/2 delta c phase b phase a b c sector mag theta1 abc -> mag + local theta1 a phase f(u) Vc_ref f(u) Vb_ref f(u) Va_ref Scope6 Scope42 2 Constant<= 1e-005 -C- 0 -C- - [1x4] +
  • 6. Thd Minimization Of A Cascaded Nine Level Inverter… www.ijceronline.com ||June||2013|| Page 39 Fig.8. FFT and THD analysis of cascaded nine level inverter using SPWM with ma=0.8 Fig.9. FFT and THD analysis of cascaded nine level inverter using SVPWM with ma=0.8 Table-2 Comparisons between SPWM and SVPWM by varying modulation index (For 9 level cascaded H- bridge inverter) Technique Sinusoidal PWM Space Vector PWM Modulation Index (M) Output line voltage (volts) THD (%) Output line voltage (volts) THD (%) 0.4 57.60 148.57 61.45 1.57 0.6 65.70 121.60 83.74 1.25 0.8 90.27 69.01 100.40 1.07 1.0 117.80 61.56 123.00 0.92
  • 7. Thd Minimization Of A Cascaded Nine Level Inverter… www.ijceronline.com ||June||2013|| Page 40 V. CONCLUSION Space vector Modulation Technique has become the most popular and important PWM technique for Three Phase Voltage Source Inverters. In this paper first comparative analysis of Space Vector PWM with conventional SPWM for a 9 level Inverter is carried out. The Simulation study reveals that SVPWM gives 0.92% enhanced fundamental output with better quality i.e. lesser THD compared to SPWM. Space vector Modulation Technique has become the most popular and important PWM technique for Three Phase Inverters. In this paper first comparative analysis of Space Vector PWM with conventional SPWM for a 9 level Inverter is carried out. The Simulation study reveals that SVPWM gives 0.92% enhanced fundamental output with better quality i.e. lesser THD compared to SPWM. PWM strategies viz. SPWM and SVPWM are implemented in MATLAB/SIMULINK software and its performance is compared with conventional PWM techniques. REFERENCES [1] J.M. Carrasco, L.G. Franquelo, J.T. Bialasiewicz, E. Galvan, R.C.P. Guisado, M.A.M.Prats, J.I. Leon, N. Moreno-Alfonso, Power-electronic systems for the grid integration of renewable energy sources: a survey, IEEE Transactions on Industrial Electronics (2006) 1002–1016. [2] J. Rodriguez, J.S. Lai, F.Z. Peng, Multilevel inverters: a survey of topologies, controls and applications, IEEE Transactions on Industrial Electronics 49 (2002) 724–738. [3] M.D. Manjrekar, P.K. Steimer, T.A. Lipo, Hybrid multilevel power conversion system: a competitive solution for high-power applications, Industry Applications Conference 3 (1999) 1520–1527. [4] L.P. Chiang, D.G. Holmes, T.A. Lipo, Implementation and control of distributed PWM cascaded multilevel inverters with minimal harmonic distortion and common-mode voltage, IEEE Transactions on Power Electronics 20 (2005) 90–99. [5] G.C.Cho, N.S. Choi, C.T.Rim and G.H.Cho, “Modelling and control of a static VAR compensator using an inverter topology”, IEEE Trans. Power Electonics, vol. 10, no.1, Jan. 1995. [6] P.Moore and P.Ashmole, “Flexible AC transmission systems- part 4: advanced FACTS controllers”, IEE Power Eng., pp 95-100, Apr.1998. [7] S.Mori, K.Matsuno, M.Takeda and M.Seto “Development of a large static VAR generation using self-commuted inverters for improving power system stability”, IEEE Trans. Power system, vol. 8, pp 371- 377, Feb 1993. [8] A.Nabae, I.Takahashi and H.Akagi, “A new neutral point clamped PWM inverter”, IEEE. Transaction on Industry Applications, vol .17, no. 5, pp 518-523, Sep/Oct 1981. [9] F.Z.Peng and J.S.Lai, “Dynamic performance and control of a staticVAR generator using cascade multilevel inverter”, IEEE Trans Ind. Applications, vol 33, pp 748-755, May/June 1997. [10] F.Z.Peng, J.S.Lai, J.W.Mckeever and J.Vancovering, “A multilevel voltage source inverter with separate DC sources for static VAR generation”, IEEE Trans. Ind. Applications,vol. 32, pp 1130-1148, Sep/Oct 1996. [11] N.G.Hingorani and L.Gyugyi, Understanding FACTS, Piscataway NJ, IEEE Press, 2000. [12] M.H.Rashid, Power Electronics: circuits, devices and applications, Prentice-Hall, USA, Second edition, 1993. delivery,vol. 8, no. 3, July 1993 and design. New York: John Wiley & Sons Inc.; 1995.