Enviar pesquisa
Carregar
104 108
•
0 gostou
•
559 visualizações
Ijarcsee Journal
Seguir
Tecnologia
Negócios
Denunciar
Compartilhar
Denunciar
Compartilhar
1 de 5
Baixar agora
Baixar para ler offline
Recomendados
IRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based Multiplier
IRJET Journal
Ultra Low Power Design and High Speed Design of Domino Logic Circuit
Ultra Low Power Design and High Speed Design of Domino Logic Circuit
IJERA Editor
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
VLSICS Design
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
csandit
Flexible dsp accelerator architecture exploiting carry save arithmetic
Flexible dsp accelerator architecture exploiting carry save arithmetic
Nexgen Technology
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET Journal
M367578
M367578
IJERA Editor
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
IJEEE
Recomendados
IRJET- Design of Memristor based Multiplier
IRJET- Design of Memristor based Multiplier
IRJET Journal
Ultra Low Power Design and High Speed Design of Domino Logic Circuit
Ultra Low Power Design and High Speed Design of Domino Logic Circuit
IJERA Editor
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM
VLSICS Design
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
csandit
Flexible dsp accelerator architecture exploiting carry save arithmetic
Flexible dsp accelerator architecture exploiting carry save arithmetic
Nexgen Technology
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET- Low Power Adder and Multiplier Circuits Design Optimization in VLSI
IRJET Journal
M367578
M367578
IJERA Editor
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
IJEEE
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
VLSICS Design
Implement of multiple access technique by wireless power transfer and relayin...
Implement of multiple access technique by wireless power transfer and relayin...
journalBEEI
Enhanced low power, fast and area efficient carry select adder
Enhanced low power, fast and area efficient carry select adder
eSAT Publishing House
A new look on CSI imperfection in downlink NOMA systems
A new look on CSI imperfection in downlink NOMA systems
journalBEEI
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
VLSICS Design
www.ijerd.com
www.ijerd.com
IJERD Editor
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
Ieee Xpert
Fpga based low power and high performance address generator for wimax deinter...
Fpga based low power and high performance address generator for wimax deinter...
eSAT Journals
Fpga based low power and high performance address
Fpga based low power and high performance address
eSAT Publishing House
Chenchu
Chenchu
hemanthdreamz
Ijarcet vol-2-issue-7-2357-2362
Ijarcet vol-2-issue-7-2357-2362
Editor IJARCET
D0532025
D0532025
IOSR Journals
Design and implementation of address generator for wi max deinterleaver on fpga
Design and implementation of address generator for wi max deinterleaver on fpga
eSAT Publishing House
Mukherjee2015
Mukherjee2015
Bannoth Madhusudhan
Low Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission Gate
IJEEE
M045048184
M045048184
IJERA Editor
19 23
19 23
Ijarcsee Journal
Ahanchian v xenon legal precedent victory press 10-3-10
Ahanchian v xenon legal precedent victory press 10-3-10
David Mack
58 65
58 65
Ijarcsee Journal
43 47
43 47
Ijarcsee Journal
1 6
1 6
Ijarcsee Journal
Mojoflo press v2
Mojoflo press v2
David Mack
Mais conteúdo relacionado
Mais procurados
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
VLSICS Design
Implement of multiple access technique by wireless power transfer and relayin...
Implement of multiple access technique by wireless power transfer and relayin...
journalBEEI
Enhanced low power, fast and area efficient carry select adder
Enhanced low power, fast and area efficient carry select adder
eSAT Publishing House
A new look on CSI imperfection in downlink NOMA systems
A new look on CSI imperfection in downlink NOMA systems
journalBEEI
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
VLSICS Design
www.ijerd.com
www.ijerd.com
IJERD Editor
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
Ieee Xpert
Fpga based low power and high performance address generator for wimax deinter...
Fpga based low power and high performance address generator for wimax deinter...
eSAT Journals
Fpga based low power and high performance address
Fpga based low power and high performance address
eSAT Publishing House
Chenchu
Chenchu
hemanthdreamz
Ijarcet vol-2-issue-7-2357-2362
Ijarcet vol-2-issue-7-2357-2362
Editor IJARCET
D0532025
D0532025
IOSR Journals
Design and implementation of address generator for wi max deinterleaver on fpga
Design and implementation of address generator for wi max deinterleaver on fpga
eSAT Publishing House
Mukherjee2015
Mukherjee2015
Bannoth Madhusudhan
Low Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission Gate
IJEEE
M045048184
M045048184
IJERA Editor
Mais procurados
(16)
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
PERFORMANCE OF DIFFERENT CMOS LOGIC STYLES FOR LOW POWER AND HIGH SPEED
Implement of multiple access technique by wireless power transfer and relayin...
Implement of multiple access technique by wireless power transfer and relayin...
Enhanced low power, fast and area efficient carry select adder
Enhanced low power, fast and area efficient carry select adder
A new look on CSI imperfection in downlink NOMA systems
A new look on CSI imperfection in downlink NOMA systems
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
DESIGN AND PERFORMANCE ANALYSIS OF HYBRID ADDERS FOR HIGH SPEED ARITHMETIC CI...
www.ijerd.com
www.ijerd.com
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
Fpga based low power and high performance address generator for wimax deinter...
Fpga based low power and high performance address generator for wimax deinter...
Fpga based low power and high performance address
Fpga based low power and high performance address
Chenchu
Chenchu
Ijarcet vol-2-issue-7-2357-2362
Ijarcet vol-2-issue-7-2357-2362
D0532025
D0532025
Design and implementation of address generator for wi max deinterleaver on fpga
Design and implementation of address generator for wi max deinterleaver on fpga
Mukherjee2015
Mukherjee2015
Low Power and Area Efficient Multiplier Layout using Transmission Gate
Low Power and Area Efficient Multiplier Layout using Transmission Gate
M045048184
M045048184
Destaque
19 23
19 23
Ijarcsee Journal
Ahanchian v xenon legal precedent victory press 10-3-10
Ahanchian v xenon legal precedent victory press 10-3-10
David Mack
58 65
58 65
Ijarcsee Journal
43 47
43 47
Ijarcsee Journal
1 6
1 6
Ijarcsee Journal
Mojoflo press v2
Mojoflo press v2
David Mack
About Gowra Bits & Bytes
About Gowra Bits & Bytes
Subbaram Gowra
56 58
56 58
Ijarcsee Journal
39 43
39 43
Ijarcsee Journal
Destaque
(9)
19 23
19 23
Ahanchian v xenon legal precedent victory press 10-3-10
Ahanchian v xenon legal precedent victory press 10-3-10
58 65
58 65
43 47
43 47
1 6
1 6
Mojoflo press v2
Mojoflo press v2
About Gowra Bits & Bytes
About Gowra Bits & Bytes
56 58
56 58
39 43
39 43
Semelhante a 104 108
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
cscpconf
Low power area gdi & ptl techniques based full adder designs
Low power area gdi & ptl techniques based full adder designs
csandit
Comparative Analysis of Different Types of Full Adder Circuits
Comparative Analysis of Different Types of Full Adder Circuits
IOSR Journals
Low power 6 transistor latch design for portable devices
Low power 6 transistor latch design for portable devices
Alexander Decker
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Associate Professor in VSB Coimbatore
Design And Analysis Of 64-Bit Adders In Cadence Using Different Logic Families
Design And Analysis Of 64-Bit Adders In Cadence Using Different Logic Families
IRJET Journal
CMOS LOW POWER CELL LIBRARY FOR DIGITAL DESIGN
CMOS LOW POWER CELL LIBRARY FOR DIGITAL DESIGN
VLSICS Design
Efficient Implementation of Low Power 2-D DCT Architecture
Efficient Implementation of Low Power 2-D DCT Architecture
IJMER
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
VLSICS Design
Implementation of Full Adder Cell Using High Performance CMOS Technology
Implementation of Full Adder Cell Using High Performance CMOS Technology
ijsrd.com
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
IJECEIAES
High Performance Binary to Gray Code Converter using Transmission GATE
High Performance Binary to Gray Code Converter using Transmission GATE
IJEEE
Iaetsd design and simulation of high speed cmos full adder (2)
Iaetsd design and simulation of high speed cmos full adder (2)
Iaetsd Iaetsd
A high speed dynamic ripple carry adder
A high speed dynamic ripple carry adder
eSAT Journals
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
Associate Professor in VSB Coimbatore
Delay Optimized Full Adder Design for High Speed VLSI Applications
Delay Optimized Full Adder Design for High Speed VLSI Applications
IRJET Journal
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
ijcisjournal
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder
NAVEEN TOKAS
Performance evaluation of full adder
Performance evaluation of full adder
IOSRJECE
THE INFLUENCE OF SILICON AREA ON THE PERFORMANCE OF THE FULL ADDERS
THE INFLUENCE OF SILICON AREA ON THE PERFORMANCE OF THE FULL ADDERS
IJCSEA Journal
Semelhante a 104 108
(20)
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
LOW POWER-AREA GDI & PTL TECHNIQUES BASED FULL ADDER DESIGNS
Low power area gdi & ptl techniques based full adder designs
Low power area gdi & ptl techniques based full adder designs
Comparative Analysis of Different Types of Full Adder Circuits
Comparative Analysis of Different Types of Full Adder Circuits
Low power 6 transistor latch design for portable devices
Low power 6 transistor latch design for portable devices
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design of Power Efficient 4x4 Multiplier Based On Various Power Optimizing Te...
Design And Analysis Of 64-Bit Adders In Cadence Using Different Logic Families
Design And Analysis Of 64-Bit Adders In Cadence Using Different Logic Families
CMOS LOW POWER CELL LIBRARY FOR DIGITAL DESIGN
CMOS LOW POWER CELL LIBRARY FOR DIGITAL DESIGN
Efficient Implementation of Low Power 2-D DCT Architecture
Efficient Implementation of Low Power 2-D DCT Architecture
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
HIGH SPEED MULTIPLE VALUED LOGIC FULL ADDER USING CARBON NANO TUBE FIELD EFFE...
Implementation of Full Adder Cell Using High Performance CMOS Technology
Implementation of Full Adder Cell Using High Performance CMOS Technology
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
Designing a Novel High Performance Four-to-Two Compressor Cell Based on CNTFE...
High Performance Binary to Gray Code Converter using Transmission GATE
High Performance Binary to Gray Code Converter using Transmission GATE
Iaetsd design and simulation of high speed cmos full adder (2)
Iaetsd design and simulation of high speed cmos full adder (2)
A high speed dynamic ripple carry adder
A high speed dynamic ripple carry adder
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
Energy Efficient Full Adders for Arithmetic Applications Based on GDI Logic
Delay Optimized Full Adder Design for High Speed VLSI Applications
Delay Optimized Full Adder Design for High Speed VLSI Applications
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Leakage power optimization for ripple carry adder
Leakage power optimization for ripple carry adder
Performance evaluation of full adder
Performance evaluation of full adder
THE INFLUENCE OF SILICON AREA ON THE PERFORMANCE OF THE FULL ADDERS
THE INFLUENCE OF SILICON AREA ON THE PERFORMANCE OF THE FULL ADDERS
Mais de Ijarcsee Journal
130 133
130 133
Ijarcsee Journal
122 129
122 129
Ijarcsee Journal
116 121
116 121
Ijarcsee Journal
109 115
109 115
Ijarcsee Journal
104 108
104 108
Ijarcsee Journal
99 103
99 103
Ijarcsee Journal
93 98
93 98
Ijarcsee Journal
88 92
88 92
Ijarcsee Journal
82 87
82 87
Ijarcsee Journal
78 81
78 81
Ijarcsee Journal
73 77
73 77
Ijarcsee Journal
65 72
65 72
Ijarcsee Journal
58 64
58 64
Ijarcsee Journal
52 57
52 57
Ijarcsee Journal
46 51
46 51
Ijarcsee Journal
41 45
41 45
Ijarcsee Journal
36 40
36 40
Ijarcsee Journal
28 35
28 35
Ijarcsee Journal
24 27
24 27
Ijarcsee Journal
16 18
16 18
Ijarcsee Journal
Mais de Ijarcsee Journal
(20)
130 133
130 133
122 129
122 129
116 121
116 121
109 115
109 115
104 108
104 108
99 103
99 103
93 98
93 98
88 92
88 92
82 87
82 87
78 81
78 81
73 77
73 77
65 72
65 72
58 64
58 64
52 57
52 57
46 51
46 51
41 45
41 45
36 40
36 40
28 35
28 35
24 27
24 27
16 18
16 18
Último
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day Presentation
Michael W. Hawkins
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
apidays
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
Delhi Call girls
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Igalia
A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
Igalia
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
ThousandEyes
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
Enterprise Knowledge
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
Katpro Technologies
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
Martijn de Jong
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slide
vu2urc
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
Delhi Call girls
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed texts
Maria Levchenko
🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘
RTylerCroy
[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf
hans926745
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men
Delhi Call girls
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
Puma Security, LLC
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
The Digital Insurer
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
Rafal Los
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
HampshireHUG
Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
wesley chun
Último
(20)
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day Presentation
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slide
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed texts
🐬 The future of MySQL is Postgres 🐘
🐬 The future of MySQL is Postgres 🐘
[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf
08448380779 Call Girls In Friends Colony Women Seeking Men
08448380779 Call Girls In Friends Colony Women Seeking Men
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
104 108
1.
ISSN: 2277 –
9043 International Journal of Advanced Research in Computer Science and Electronics Engineering Volume 1, Issue 5, July 2012 Design of High Speed Six Transistor Full Adder using a Novel Two Transistor XOR Gates 1 Pakkiraiah Chakali, 2Adilakshmi Siliveru, 3Neelima Koppala Abstract—In modern era, the number of transistors are To reduce the power and area requirements of the reduced in the circuit and ultra low power design have computational complexities, the size of transistors are emerged as an active research topic due to its various shrunk into the deep sub-micron region and applications. A full adder is one of the essential component predominantly handled by process engineering. Many in digital circuit design, many improvements have been made design architecture and techniques have been developed to reduce the architecture of a full adder.The main aim of this to reduce power dissipation complementary logic, paper is to reduce the power dissipation and area by redusing Pseudo NMOS[10], Dynamic CMOS[3], Clocked CMOS the number of transistors.By using general logic of pmos logic (C2MOS), CMOS Domino logic[1], Cascade transistor, the two transistor xor gate can be voltage switch logic (CVSL), Modified Domino logic, implemented. In this paper proposes the novel design of Pass Transistor Logic (PTL)[3] have been proposed. a 2T XOR gate. The design has been compared with Among the various building blocks in digital designs earlier proposed 3T, 4T and 6T XOR gates and a one of the most complex and power consuming is the significant improvement in silicon area and power-delay Adders. Although several Adder designs[14] have been product has been obtained. An 8-T full adder has been proposed to reduce power consumption[12], they are not designed using the proposed 2-T XOR gate and its suitable for operation in the sub-threshold region. In performance has been obtained. the design is simulated addition these designs require a large number of in Mentor graphics tool . transistors, resulting in a large area, not suitable for small, low-priced systems. The power consumption of a Keywords — XOR gate, full adder, speed, area, power CMOS circuit can be decomposed into two basic dissipation. classes: static and dynamic. I. INTRODUCTION The steady state power dissipation[12] of a circuit is expressed by the following relation Moore’s[17] law explains the requirement of the transistors for VLSI design it gives the empirical P =I V observation that transistor density and performance of stat stat DD --------------(1) integrated circuits, doubles every year, which was then revised to doubling every two years[18]. Unfortunately, The dynamic[3] component of power dissipation is such performance improvements have been due to its transient switching behavior of the CMOS accompanied by an increase in power[2] and energy device dissipation of the systems. Higher power and energy 2 dissipation in high performance systems require more P = αCV f ……………..(2) expensive packaging and cooling technologies, increase dyn DD cost, and decrease system reliability. Nonetheless, the level of on-chip integration and clock frequency will This paper is organized as following. Section II continue to grow with increasing performance demands, reviews previous work and implementation of 2T XOR and the power and energy dissipation[13] of high- gate. Section III introduces implementation of full performance systems will be a critical design constraint. adder. Simulation and results are shown in Section IV, followed by the conclusion in Section V. Pakkiraiah Chakali, ECE Department, Sree Vidyanikethan Egineering College (Autonomou), JNTUA, Anantapur.( II. DESIGN OF A TWO - TRANSISTOR XOR GATE Pakkiraiah1988@yahoo.co.in). Tirupati, INDIA, Adilakshmi Siliveru, ECE Department, Sree Vidyanikethan Egineering College (Autonomou), JNTUA, The circuit performance improvement in through Anantapur.(adilakshmi458@gmail.com). Tirupati, INDIA, transistor count minimization.XOR gates form the Neelima Koppala, ECE Department, Sree Vidyanikethan fundamental building block of full adders. The early Egineering College (Autonomou), JNTUA, Anantapur.Tirupati, designs of XOR gates were based on either four INDIA, Mobile No.09966547895(koppalaneelima@gmail.com). transistors[4] or three transistors[5] that are 104 All Rights Reserved © 2012 IJARCSEE
2.
ISSN: 2277 –
9043 International Journal of Advanced Research in Computer Science and Electronics Engineering Volume 1, Issue 5, July 2012 conventionally used in most designs over the last decade.The previous designs of the four transistors and three transistors are shown in figure1.The proposed two transistor XOR gates can be designed using general logic implementation. The design[15] of a two transistor XOR gate is shown in figure 2. The circuite operation is as follows when A=0 and B=0 both the pmos transistors are ON and it will produce the output is low.when either one of the transistor is ON it Produces output as high, when A=1 and B=1 both the pmos transistors are OFF and it will produce the output is low. Fig.2: Proposed Design of 2T -XOR. III. DESIGN OF THE SIX-TRANSISTOR FULL ADDER The new design of full adders[7][11] which forms the Fig.1(a) Fig.1(b) basic building blocks of all digital VLSI circuits has been undergoing a considerable improvement, being motivated by three basic design goals, viz. minimizing the transistor count, minimizing the power consumption and increasing the speed. Conventional Static[3] CMOS full adder: The conventional CMOS logic gate full adder[16] is shown as Fig. 2 while the equation of a full adder are present as equation(1) - (4) [7]. Fig.1(c) Fig.1(d) x + y + Cin =2Cout + Sum -------------------(3) Cout =(y(x ⊕ y)) + (Cin(x ⊕ y)) -----------(4) Sum = x ⊕ y ⊕ Cin -----------------------(5) The static CMOS Full adder is implemented by using 26 transistors.we can also minimize the number of Fig.1(e) transistors by using the CMOS Transmission gate and CMOS inverter.With this logic we reduce the number of Fig.1: Previous designs of 4-T and 3-T XOR gates. transistors to 20.By using Pass transistor logic we can minimize the static power dissipation and number of transistors.Full adder is design with 14 transistors[9] by using Pass transistor logic.which leads the moderate power dissipation.The full adder design also implemented by using 10 transistors[6]. 105 All Rights Reserved © 2012 IJARCSEE
3.
ISSN: 2277 –
9043 International Journal of Advanced Research in Computer Science and Electronics Engineering Volume 1, Issue 5, July 2012 Fig.3: Previous designs of 8T Full adder. Fig.5: Wave forms of 2T-XOR gate. [8] Mainly the XOR and XNOR circuits are used in designing of full adder. In previous design the Full adder is designed by using eight transistors.which can dissipates more power compare to this work.In this paper the design of full adder using two transistors xor gates can ge implemented.The Six transistor Full adder is shown in Figure.4. Fig.6: Wave form of 6T-Full adder The comparison of the different XOR gates and Full adders are shown in table.1 according to their transistor count and power dissipation. Table.1: Comparison of existed full adders with proposed one in terms of transistor count and power dissipation Fig.4: Proposed Design of 6T – Full adder Strucures No Power Transistors (μw) IV. RESULTS AND DISCUSSION XOR (Fig.1(a)) 4 0.499 The exclusive-or gate and full adder are operated at XOR(Fig.1(b)) 4 0.486 100 MHz signal frequency. In fact, in addition to normal XOR(Fig.1(c)) 4 0.140 transistors, circuits are tested in corner cases with fast XOR (Fig.1(d)) 4 0.434 and slow transistors and their combinations too. The XOR (Fig.1(e)) 3 0.435 difference in these stages is in consumption of power XOR (Fig.2) 2 0.135 and falling and rising times which are caused due to the FULLADDER(Fig.3) 8 0.361 difference in NMOS and PMOS transistors power FULLADDER(Fig.4) 6 0.235 consumption and speed. After the simulation, the layout of circuit is drawn. By the post simulation result along with a few corrections have achieved in sizes that the V. CONCLUSION circuit has an accurate operation. Simulation results are performed by using digital schematic design tool of In this paper different CMOS logic design families Mentor graphics tool. The waveforms of proposed has been reviewed and evaluated based on the design as shown in figure 5 and 6 for XOR gate and full performance metrics like area, power, delay and adder. transistor count. But the previous techniques have the disadvantages of transistor count, delay and power dissipation. The current work proposes the design of an 6T full adder, which is by far the full adder with the lowest transistor count. In designing the proposed 6T full adder, a novel 2T XOR gate has also been proposed. The implementation of Full Adder has been presented 106 All Rights Reserved © 2012 IJARCSEE
4.
ISSN: 2277 –
9043 International Journal of Advanced Research in Computer Science and Electronics Engineering Volume 1, Issue 5, July 2012 and it can be extended to higher bit adders. The future research activities may include integration of the [11] N. Zhuang and H. Wu, “A new design of the proposed full Adders in complex digital systems, CMOS full adder,” IEEE J.Solid-State Circuits, combining sequential and combinational logic. vol. 27, no. 5, May 1992, pp. 840–844. REFERENCES [12] E. Abu-Shama and M. Bayoumi, “A new cell for low power adders,” in Proc. Int. Midwest Symp. [1] M. Hosseinzadeh, S.J. Jassbi, and Keivan Navi, “A Circuits Syst., 1995, pp. 1014–1017. Novel Multiple Valued Logic OHRNS Modulo rn Adder Circuit”, International Journal of [13] J.F. Lin, Y.T.Hwang, M.H. Sheu, C.C. Ho, “A Electronics, Circuits and Systems, Vol. 1, No. 4, novel high speed and energy efficient 10 transistor Fall 2007, pp. 245-249. full adder design”, IEEE Trans. Circuits Syst. I, Regular papers, Vol. 54, No.5, May 2007, pp. [2] D. Radhakrishnan, “Low-voltage low-power CMOS 1050-1059. full adder,” in Proc.IEEE Circuits Devices Syst., vol. 148, Feb. 2001, pp. 19-24. [14] Y. Tsividis, Mixed Analog-Digital VLSI Devices and Technology, Singapore: McGraw Hill, 1st [3] Y. Leblebici, S.M. Kang, CMOS Digital Integrated edition, 1996. Circuits, Singapore: McGraw Hill, 2nd edition, 1999, Ch. 7. [15] M. Morris Mano, Digital Design, Prentice Hall of India, 2nd Edition, 2000. [4] J. Wang, S. Fang, and W. Feng, “New efficient designs for XOR and XNOR functions on the [16] S. Goel, M.A. Elgamel, M.A. Bayoumi, Y. Hanafy, transistor level,” IEEE J.Solid-State Circuits, vol. 29, “Design Methodologies for high performance noise no. 7, Jul. 1994, pp. 780–786. tolerant XOR-XNOR circuits”, IEEE Transactions on Circuits and Systems – I: Regular Papers, Vol. [5] H. T. Bui, A. K. Al-Sheraidah, and Y.Wang, “New 53, No. 4, 2006, pp. 867-878. 4-transistor XOR and XNOR designs,” in Proc. 2nd IEEE Asia Pacific Conf. ASICs, 2000, pp. 25–28. [17] Moore, Gordon E. (1965). "Cramming more components onto integrated circuits" (PDF). [6] H.T. Bui, Y. Wang, Y. Jiang , “Design and analysis Electronics Magazine. p. 4. Retrieved 2006-11-11. of 10-transistor full adders using novel XOR–XNOR gates,” in Proc. 5th Int. Conf. Signal Process., vol. [18] G. Moore, BNo exponential is forever: But 1, Aug. 21–25, 2000, pp. 619–622. Fforever_ can be delayed!’’ in Proc. IEEE Int. Solid-State Circuits Conf., 2003, Keynote address. [7] A. M. Shams, T. K. Darwish, and M. A. Bayoumi, “Performance analysis of low-power 1-bit CMOS full adder cells,” IEEE Trans. Very Large Scale Mr. Pakkiraiah Chakali completed his Integr. (VLSI) Syst., vol. 10, no. 1, Feb. 2002, pp. 0– B.Tech in Electronics and Communication 29. Engineering from Sreenivasa Institute of Technology and mamagement studies, [8] K.-H. Cheng and C.-S. Huang, “The novel efficient Chittoor, Andhra Pradesh, India in 2009. he is design of XOR/XNOR function for adder now pursuing his Master of Technology (M.Tech) in VLSI at Sree Vidyanikethan applications,” in Proc. IEEE Int. Conf. Elect., Engineering College , Tirupati, Andhra Circuits Syst., vol. 1, Sep. 5–8, 1999, pp. 29–32. Pradesh, India. His interest includes Digital Design, ASIC Design, VLSI Testing. [9] M. Vesterbacka, “A 14-transistor CMOS full adder with full voltage swing nodes,” in Proc. IEEE Ms. Adilakshmi Siliveru completed her Worksh. Signal Process. Syst., Oct. 20–22,1999, pp. B.Tech in Electronics and Communication 713–722. Engineering from Kandula Obula Reddy Memorial College Of Engineering, Kadapa, [10] R. Zimmermann and W. Fichtner, “Low-power Andhra Pradesh, India in 2011. She is now logic styles: CMOS versus pass-transistor logic,” pursuing her Master of Technology (M.Tech) IEEE J. Solid-State Circuits, vol. 32, July 1997, in VLSI at Sree Vidyanikethan Engineering pp.1079–90. College , Tirupati, Andhra Pradesh, India. Her interest includes Digital Design, VLSI Testing. 107 All Rights Reserved © 2012 IJARCSEE
5.
ISSN: 2277 –
9043 International Journal of Advanced Research in Computer Science and Electronics Engineering Volume 1, Issue 5, July 2012 Ms. Neelima Koppala, M.Tech., is currently working as an Assistant Professor in ECE department of Sree Vidyanikethan Engineering College, Tirupati. She has completed M.Tech in VLSI Design, from Satyabhama University. Her research areas are RFIC Design, Digital Design, Low Power VLSI Design and VLSI Signal Processing. 108 All Rights Reserved © 2012 IJARCSEE
Baixar agora