Enviar pesquisa
Carregar
40120130406003
•
0 gostou
•
336 visualizações
IAEME Publication
Seguir
Tecnologia
Negócios
Denunciar
Compartilhar
Denunciar
Compartilhar
1 de 8
Baixar agora
Baixar para ler offline
Recomendados
Design & characterization of high speed power efficient cmos comparator
Design & characterization of high speed power efficient cmos comparator
IAEME Publication
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
eSAT Publishing House
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
VLSICS Design
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET Journal
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
IJTET Journal
Multilevel Inverter
Multilevel Inverter
IRJET Journal
IRJET-Three Phase Interleaved Boost Converter
IRJET-Three Phase Interleaved Boost Converter
IRJET Journal
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
VLSICS Design
Recomendados
Design & characterization of high speed power efficient cmos comparator
Design & characterization of high speed power efficient cmos comparator
IAEME Publication
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
eSAT Publishing House
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
DESIGN OF IMPROVED RESISTOR LESS 45NM SWITCHED INVERTER SCHEME (SIS) ANALOG T...
VLSICS Design
IRJET- Review on Performance of OTA Structure
IRJET- Review on Performance of OTA Structure
IRJET Journal
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
Design of an ADC using High Precision Comparator with Time Domain Offset Canc...
IJTET Journal
Multilevel Inverter
Multilevel Inverter
IRJET Journal
IRJET-Three Phase Interleaved Boost Converter
IRJET-Three Phase Interleaved Boost Converter
IRJET Journal
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
VLSICS Design
Development of Multilevel Inverters for Control Applications
Development of Multilevel Inverters for Control Applications
IRJET Journal
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nm
eSAT Publishing House
A novel optimization harmonic elimination technique for cascaded multilevel i...
A novel optimization harmonic elimination technique for cascaded multilevel i...
journalBEEI
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET Journal
A Design of Sigma-Delta ADC Using OTA
A Design of Sigma-Delta ADC Using OTA
IJERA Editor
C011122428
C011122428
IOSR Journals
Be lab manual csvtu
Be lab manual csvtu
Vivek Kumar Sinha
IRJET- Automatic HF Antenna Tuner
IRJET- Automatic HF Antenna Tuner
IRJET Journal
Control of inverters to support bidirectional power flow in grid connected sy...
Control of inverters to support bidirectional power flow in grid connected sy...
eSAT Publishing House
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
IDES Editor
IRJET- Phase Changer Mechanism in Abnormal Conditions for Single Phase Applic...
IRJET- Phase Changer Mechanism in Abnormal Conditions for Single Phase Applic...
IRJET Journal
Glitch Analysis and Reduction in Combinational Circuits
Glitch Analysis and Reduction in Combinational Circuits
csandit
Two-level inverter and three-level neutral point diode clamped inverter for t...
Two-level inverter and three-level neutral point diode clamped inverter for t...
International Journal of Power Electronics and Drive Systems
Minimization of redundant internal voltage swing in cmos full adder
Minimization of redundant internal voltage swing in cmos full adder
eSAT Publishing House
Design and Fabrication of S-Band MIC Power Amplifier
Design and Fabrication of S-Band MIC Power Amplifier
ijcisjournal
Comparative Analysis between Five Level Conventional and Modified Cascaded H-...
Comparative Analysis between Five Level Conventional and Modified Cascaded H-...
International Journal of Modern Research in Engineering and Technology
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Associate Professor in VSB Coimbatore
New Realization of Quadrature Oscillator using OTRA
New Realization of Quadrature Oscillator using OTRA
IJECEIAES
Green team gazette 3.5 january 2011
Green team gazette 3.5 january 2011
Vicki Dabrowka
Performance analysis of a liquid column in a chemical plant by using mpc
Performance analysis of a liquid column in a chemical plant by using mpc
eSAT Publishing House
ambassadeursprogramma
ambassadeursprogramma
11PARTNERSIN2011
OWD2011 - 5 - Toolbox voor onderzoek in het HBO - Sylvia Schoenmakers
OWD2011 - 5 - Toolbox voor onderzoek in het HBO - Sylvia Schoenmakers
SURF Events
Mais conteúdo relacionado
Mais procurados
Development of Multilevel Inverters for Control Applications
Development of Multilevel Inverters for Control Applications
IRJET Journal
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nm
eSAT Publishing House
A novel optimization harmonic elimination technique for cascaded multilevel i...
A novel optimization harmonic elimination technique for cascaded multilevel i...
journalBEEI
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET Journal
A Design of Sigma-Delta ADC Using OTA
A Design of Sigma-Delta ADC Using OTA
IJERA Editor
C011122428
C011122428
IOSR Journals
Be lab manual csvtu
Be lab manual csvtu
Vivek Kumar Sinha
IRJET- Automatic HF Antenna Tuner
IRJET- Automatic HF Antenna Tuner
IRJET Journal
Control of inverters to support bidirectional power flow in grid connected sy...
Control of inverters to support bidirectional power flow in grid connected sy...
eSAT Publishing House
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
IDES Editor
IRJET- Phase Changer Mechanism in Abnormal Conditions for Single Phase Applic...
IRJET- Phase Changer Mechanism in Abnormal Conditions for Single Phase Applic...
IRJET Journal
Glitch Analysis and Reduction in Combinational Circuits
Glitch Analysis and Reduction in Combinational Circuits
csandit
Two-level inverter and three-level neutral point diode clamped inverter for t...
Two-level inverter and three-level neutral point diode clamped inverter for t...
International Journal of Power Electronics and Drive Systems
Minimization of redundant internal voltage swing in cmos full adder
Minimization of redundant internal voltage swing in cmos full adder
eSAT Publishing House
Design and Fabrication of S-Band MIC Power Amplifier
Design and Fabrication of S-Band MIC Power Amplifier
ijcisjournal
Comparative Analysis between Five Level Conventional and Modified Cascaded H-...
Comparative Analysis between Five Level Conventional and Modified Cascaded H-...
International Journal of Modern Research in Engineering and Technology
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Associate Professor in VSB Coimbatore
New Realization of Quadrature Oscillator using OTRA
New Realization of Quadrature Oscillator using OTRA
IJECEIAES
Mais procurados
(18)
Development of Multilevel Inverters for Control Applications
Development of Multilevel Inverters for Control Applications
Study and implementation of comparator in cmos 50 nm
Study and implementation of comparator in cmos 50 nm
A novel optimization harmonic elimination technique for cascaded multilevel i...
A novel optimization harmonic elimination technique for cascaded multilevel i...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
IRJET- Energy Efficient One Bit Subtractor Circuits for Computing Application...
A Design of Sigma-Delta ADC Using OTA
A Design of Sigma-Delta ADC Using OTA
C011122428
C011122428
Be lab manual csvtu
Be lab manual csvtu
IRJET- Automatic HF Antenna Tuner
IRJET- Automatic HF Antenna Tuner
Control of inverters to support bidirectional power flow in grid connected sy...
Control of inverters to support bidirectional power flow in grid connected sy...
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
Design of a 45nm TIQ Comparator for High Speed and Low Power 4-Bit Flash ADC
IRJET- Phase Changer Mechanism in Abnormal Conditions for Single Phase Applic...
IRJET- Phase Changer Mechanism in Abnormal Conditions for Single Phase Applic...
Glitch Analysis and Reduction in Combinational Circuits
Glitch Analysis and Reduction in Combinational Circuits
Two-level inverter and three-level neutral point diode clamped inverter for t...
Two-level inverter and three-level neutral point diode clamped inverter for t...
Minimization of redundant internal voltage swing in cmos full adder
Minimization of redundant internal voltage swing in cmos full adder
Design and Fabrication of S-Band MIC Power Amplifier
Design and Fabrication of S-Band MIC Power Amplifier
Comparative Analysis between Five Level Conventional and Modified Cascaded H-...
Comparative Analysis between Five Level Conventional and Modified Cascaded H-...
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
Design and Analysis of Low Power High Speed Hybrid logic 8-T Full Adder Circuit
New Realization of Quadrature Oscillator using OTRA
New Realization of Quadrature Oscillator using OTRA
Destaque
Green team gazette 3.5 january 2011
Green team gazette 3.5 january 2011
Vicki Dabrowka
Performance analysis of a liquid column in a chemical plant by using mpc
Performance analysis of a liquid column in a chemical plant by using mpc
eSAT Publishing House
ambassadeursprogramma
ambassadeursprogramma
11PARTNERSIN2011
OWD2011 - 5 - Toolbox voor onderzoek in het HBO - Sylvia Schoenmakers
OWD2011 - 5 - Toolbox voor onderzoek in het HBO - Sylvia Schoenmakers
SURF Events
Mujeres en Red Tucuman
Mujeres en Red Tucuman
Mujeres en Red
40120130405013
40120130405013
IAEME Publication
20320130405014 2
20320130405014 2
IAEME Publication
20320130406015
20320130406015
IAEME Publication
20320130406012 2-3
20320130406012 2-3
IAEME Publication
50120130406015
50120130406015
IAEME Publication
40120140502010
40120140502010
IAEME Publication
40220140502005
40220140502005
IAEME Publication
30120140502016
30120140502016
IAEME Publication
20320140503001
20320140503001
IAEME Publication
20120140502012
20120140502012
IAEME Publication
20120130402031
20120130402031
IAEME Publication
20620130101005
20620130101005
IAEME Publication
20120130406013 2
20120130406013 2
IAEME Publication
Comparative analysis of multi stage cordic using micro rotation techniq
Comparative analysis of multi stage cordic using micro rotation techniq
IAEME Publication
40520130101001
40520130101001
IAEME Publication
Destaque
(20)
Green team gazette 3.5 january 2011
Green team gazette 3.5 january 2011
Performance analysis of a liquid column in a chemical plant by using mpc
Performance analysis of a liquid column in a chemical plant by using mpc
ambassadeursprogramma
ambassadeursprogramma
OWD2011 - 5 - Toolbox voor onderzoek in het HBO - Sylvia Schoenmakers
OWD2011 - 5 - Toolbox voor onderzoek in het HBO - Sylvia Schoenmakers
Mujeres en Red Tucuman
Mujeres en Red Tucuman
40120130405013
40120130405013
20320130405014 2
20320130405014 2
20320130406015
20320130406015
20320130406012 2-3
20320130406012 2-3
50120130406015
50120130406015
40120140502010
40120140502010
40220140502005
40220140502005
30120140502016
30120140502016
20320140503001
20320140503001
20120140502012
20120140502012
20120130402031
20120130402031
20620130101005
20620130101005
20120130406013 2
20120130406013 2
Comparative analysis of multi stage cordic using micro rotation techniq
Comparative analysis of multi stage cordic using micro rotation techniq
40520130101001
40520130101001
Semelhante a 40120130406003
Apllictaions of improved gilbert multiplier 2
Apllictaions of improved gilbert multiplier 2
IAEME Publication
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
IAEME Publication
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
IAEME Publication
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
IAEME Publication
Comparative analysis of a cascaded seven level and five level mli based distr...
Comparative analysis of a cascaded seven level and five level mli based distr...
IAEME Publication
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
IAEME Publication
A low power front end analog multiplexing unit for 12 lead ecg signal acquisi...
A low power front end analog multiplexing unit for 12 lead ecg signal acquisi...
VLSICS Design
IRJET- GSM based Voltage Monitoring & Power Factor Correction
IRJET- GSM based Voltage Monitoring & Power Factor Correction
IRJET Journal
Implementation of cmos 3
Implementation of cmos 3
IAEME Publication
Fuzzy logic approach to control the magnetization level in the magnetic 2
Fuzzy logic approach to control the magnetization level in the magnetic 2
IAEME Publication
Fuzzy logic approach to control the magnetization level in the magnetic 2
Fuzzy logic approach to control the magnetization level in the magnetic 2
IAEME Publication
Design and Implementation of Two Stage Operational Amplifier
Design and Implementation of Two Stage Operational Amplifier
IRJET Journal
Ijetcas14 562
Ijetcas14 562
Iasir Journals
MRA Analysis for Faults Indentification in Multilevel Inverter
MRA Analysis for Faults Indentification in Multilevel Inverter
IRJET Journal
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
VLSICS Design
Temperature analysis of lna with improved linearity for rf receiver
Temperature analysis of lna with improved linearity for rf receiver
eSAT Journals
Temperature analysis of lna with improved linearity for rf receiver
Temperature analysis of lna with improved linearity for rf receiver
eSAT Publishing House
20120140504017
20120140504017
IAEME Publication
Design of Ota-C Filter for Biomedical Applications
Design of Ota-C Filter for Biomedical Applications
IOSR Journals
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
iosrjce
Semelhante a 40120130406003
(20)
Apllictaions of improved gilbert multiplier 2
Apllictaions of improved gilbert multiplier 2
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
An empirical large signal model for rf ldmosfet transistors
Comparative analysis of a cascaded seven level and five level mli based distr...
Comparative analysis of a cascaded seven level and five level mli based distr...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A low power front end analog multiplexing unit for 12 lead ecg signal acquisi...
A low power front end analog multiplexing unit for 12 lead ecg signal acquisi...
IRJET- GSM based Voltage Monitoring & Power Factor Correction
IRJET- GSM based Voltage Monitoring & Power Factor Correction
Implementation of cmos 3
Implementation of cmos 3
Fuzzy logic approach to control the magnetization level in the magnetic 2
Fuzzy logic approach to control the magnetization level in the magnetic 2
Fuzzy logic approach to control the magnetization level in the magnetic 2
Fuzzy logic approach to control the magnetization level in the magnetic 2
Design and Implementation of Two Stage Operational Amplifier
Design and Implementation of Two Stage Operational Amplifier
Ijetcas14 562
Ijetcas14 562
MRA Analysis for Faults Indentification in Multilevel Inverter
MRA Analysis for Faults Indentification in Multilevel Inverter
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Temperature analysis of lna with improved linearity for rf receiver
Temperature analysis of lna with improved linearity for rf receiver
Temperature analysis of lna with improved linearity for rf receiver
Temperature analysis of lna with improved linearity for rf receiver
20120140504017
20120140504017
Design of Ota-C Filter for Biomedical Applications
Design of Ota-C Filter for Biomedical Applications
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
High Speed, Low Offset, Low Power, Fully Dynamic Cmos Latched Comparator
Mais de IAEME Publication
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME Publication
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
IAEME Publication
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
IAEME Publication
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
IAEME Publication
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
IAEME Publication
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
IAEME Publication
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
IAEME Publication
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IAEME Publication
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
IAEME Publication
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
IAEME Publication
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICE
IAEME Publication
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
IAEME Publication
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
IAEME Publication
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
IAEME Publication
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
IAEME Publication
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
IAEME Publication
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
IAEME Publication
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
IAEME Publication
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
IAEME Publication
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
IAEME Publication
Mais de IAEME Publication
(20)
IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdf
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICE
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
Último
Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!
Commit University
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and Cons
Pixlogix Infotech
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
Fwdays
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
Slibray Presentation
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
BookNet Canada
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clash
charlottematthew16
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
Curtis Poe
Hyperautomation and AI/ML: A Strategy for Digital Transformation Success.pdf
Hyperautomation and AI/ML: A Strategy for Digital Transformation Success.pdf
Precisely
Story boards and shot lists for my a level piece
Story boards and shot lists for my a level piece
charlottematthew16
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
Rizwan Syed
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
null - The Open Security Community
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Mark Simos
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
Hervé Boutemy
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
Stephanie Beckett
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
DianaGray10
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!
Manik S Magar
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdf
Addepto
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .
Alan Dix
Advanced Computer Architecture – An Introduction
Advanced Computer Architecture – An Introduction
Dilum Bandara
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
Lorenzo Miniero
Último
(20)
Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and Cons
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clash
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
Hyperautomation and AI/ML: A Strategy for Digital Transformation Success.pdf
Hyperautomation and AI/ML: A Strategy for Digital Transformation Success.pdf
Story boards and shot lists for my a level piece
Story boards and shot lists for my a level piece
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
Anypoint Exchange: It’s Not Just a Repo!
Anypoint Exchange: It’s Not Just a Repo!
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdf
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .
Advanced Computer Architecture – An Introduction
Advanced Computer Architecture – An Introduction
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
40120130406003
1.
International Journal of
Electronics and JOURNALEngineering & Technology (IJECET), ISSN 0976 – INTERNATIONAL Communication OF ELECTRONICS AND 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) ISSN 0976 – 6464(Print) ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December, 2013, pp. 21-28 © IAEME: www.iaeme.com/ijecet.asp Journal Impact Factor (2013): 5.8896 (Calculated by GISI) www.jifactor.com IJECET ©IAEME SWITCHED CAPACITOR BASED LOG – ANTILOG AMPLIFIER USING CDTA (A CURRENT MODE IMPLEMENTATION) Indu Prabha Singh1, Meeti Dehran2, Kalyan Singh3 1, 2 3 Deptt. of Electronics and Comm. Engg. SRMGPC, Lucknow-227105, India Deptt. of Physics and Electronics Engg. , Dr. RML Avadh University, India ABSTRACT The paper presents Log and Antilog Amplifier using Current Differencing Transconductance Amplifier (CDTA).The proposed circuit configuration consists of a single CDTA. Owing to its current mode operation it consumes less power. Furthermore, the instability problem found in OpAmp based log-antilog amplifiers due to the presence of an active element in the feedback loop is absent in the CDTA log-antilog amplifier. It provides the advantage of using switched capacitor instead of a resistor that is beneficial to IC implementation in terms of space consideration. The simulation results confirm the logarithmic and anti-logarithmic behavior with very low-error. Keywords: Logarithmic Function, Current Mode Circuits, CDTA, Logarithmic Amplifier, Anti-Log Amplifier and Analog Signal Processing. 1. INTRODUCTION Log and Antilog Amplifiers are non-linear circuits in which the output voltage is proportional to the logarithmic and exponential value of the input respectively [1-3]. They have numerous applications in medical equipments, electronic communication, instrumentation and control systems such as amplitude modulation, frequency multiplier, frequency divider, automatic gain control, phase lock loop, adaptive filtering, powers and roots compression and decompression, true RMS detection and process control. Logarithmic circuits need to have high input dynamic range to compress the large amplitude of the signals in the radar receivers input, high accuracy for arithmetical operation functions and low power consumption. Log-antilog amplifiers use the exponential property of a forward bias p-n junction, using either a diode or bipolar transistor, to provide the necessary log and antilog function [4]. Typically, conventional log-antilog multipliers could be realized using Operational Amplifiers, bipolar transistors and resistors for its multiplication function [5]. However, using Operational Amplifiers as 21
2.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME building blocks to synthesize the multiplication function will limit the high frequency operation of the multiplier. Moreover, it will also increase the cost, power consumption, and chip areas. For these reasons, it is useful to apply the translinear log-antilog multipliers/dividers avoiding Operational Amplifiers and introducing current-mode signal processing [6, 7]. However, log-antilog multiplier/divider configurations in [6, 7] are only suitable for bipolar technology. The current-mode techniques provide large benefits in practical circuits and systems, and give elegant solutions for many above discussed problems [8]. Current Differencing Transconductance Amplifier (CDTA) introduced in 2003, has been acknowledged to be a versatile current-mode active building block in designing analog circuits [9]. This device with two current inputs and two kinds of current output provides an easy implementation of current-mode log – antilog amplifier. It also exhibits the ability of electronic tuning by the help of its transconductance gain (gm). All these advantages together with its current-mode operation nature make the CDTA a promising choice for realizing the current-mode log – antilog amplifier. As a result, a variety of CDTA applications has also been considered by various researchers [10-14]. In this paper, a new current-mode log-antilog amplifier based on CDTA is proposed. The circuit employs one CDTA and two diodes for log amplifier and one switched capacitor, one diode and one CDTA for antilog amplifier. This circuit enjoys excellent temperature stability and is very suitable for implementation in CMOS technology. The theoretical results are verified by PSPICE simulations. 2. CURRENT DIFFERENCING TRANSCONDUCTANCE AMPLIFIER (CDTA) Although many types of signal processing have indeed moved to digital domain, analog circuits are fundamentally necessary in many of today’s complex, high performance systems. This is caused by the reality that naturally occurring signals are analog. Therefore analog circuits act as a bridge between the real world and digital systems. In the beginning, Operational Amplifiers were the main building blocks for analog circuit design. Unfortunately, their limited performance such as bandwidth, slew-rate etc. led the analog designer to search for other possibilities and other building blocks. As a result, new current-mode active building blocks receive considerable attention due to their larger dynamic range and wider bandwidth. The proposed circuits are based on CDTA. The CDTA is composed of translinear elements, mixed loops and complementary current mirrors. The electrical symbol of the CDTA is shown in Fig.1. The terminal relation of the CDTA can be characterized by the given matrix. Fig.1: CDTA electrical symbol 22
3.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME ܸ 0 ۍ ې ۍ 0 ێ ۑ ܸێ ۑ ێൌێ ܫ ێ௭ 1 ێ ۑ ێ ۑ ێ ܫ ۏ௫ 0 ۏ ے 0 0 െ1 0 0 0 0 േ݃ 0 ې 0ۑ ۑ 0ۑ ۑ 0ے ܫ ې ۍ ܫ ێ ۑ ۑ ێ ௭ ۑ ܸێ ے0 ۏ ሺ1ሻ Where p and n are input terminals, z and ±x are output terminals, gm is the transconductance gain, And Vz is the voltage produced due to external impedance connected at the terminal z. According to above equation, the current flowing out of the terminal z (iz) is a difference (ipin) between the currents through the terminals p and n. The voltage drop at the terminal z is transferred to a current at the terminal x (ix) by a transconductance gain (gm), which is electronically controllable by an external bias current (IB). Hence the product of transconductance (gm) and the voltage at the z terminal gives the magnitudes of output currents. These currents, which are copied to a general number of output current terminals x, are equal in magnitude but may flow in opposite directions. Figure 2 shows a CMOS realization of the CDTA element [15]. The transistors M1 to M16 form the input difference current controlled current source stage and M21 to M28 form the dualoutput transconductor stage. Quiescent current of the circuit flowing over MOSFET MB is chosen as 40µA. Aspect ratios of the transistors in the Figure 2 are given in Table 2. Table 2. Aspect ratios of the transistors M1= 70µm/0.7µm M15= 35µm/0.7µm M2= 70µm/0.7µm M16= 35µm/0.7µm M3= 70µm/0.7µm M17= 35µm/0.7µm M4= 28µm/0.7µm M21= 28µm/0.7µm M5= 28µm/0.7µm M22= 16µm/0.7µm M6= 28µm/0.7µm M23= 28µm/0.7µm M7= 42µm/0.7µm M24= 16µm/0.7µm M8= 10.5µm/0.7µm M25= 56µm/0.7µm M9= 10.5µm/0.7µm M26= 59µm/0.7µm M10= 42µm/0.7µm M27= 56µm/0.7µm M11=10.5µm/0.7µm M28= 56µm/0.7µm M12= 98µm/0.7µm MB= 7µm/0.7µm M13= 10.5µm/0.7µm M30= 50µm/0.7µm M14= 10.5µm/0.7µm M31= 50µm/0.7µm 3. PROPOSED CIRCUIT The proposed current-mode log amplifier employing CDTA and two diodes is shown in Fig.3. In this circuit, the input applied is a current source connected directly to the p-terminal. The I-V relationship of the diode is approximated by: ܫൌ ܫୱ ݁ ݔቀܸൗܸ ቁ (2) ் Where Is is the reverse saturation current and VT is the thermal voltage. 23
4.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME Vdd M12 M08 M06 M11 M04 M09 M26 M27 M05 M07 M21 M10 P M03 M01 n x+ x– M02 M17 M23 M15 M16 z M22 M24 IB VSS M14 M13 M28 M25 MB VSS Fig.2. CDTA CMOS implementation from [15] Routine analysis of the circuit shown in Fig. 3 leads to the following expression of Vz (with In set to zero): ܫ ܸ ൌ ்ܸ ݈݊ ൭ ൗ ܫ൱ ௭ (3) ௌ And hence, ܫ ܫ ൌ ݃ ்ܸ ݈݊ ൭ ൗ ܫ൱ (4) ௌ Fig. 3: Proposed current-mode Log-Amplifier 24
5.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME If Input current Ip is DC in nature, only diode D1 is required. In case of AC input, both diodes D1 and D2 are needed for the logarithmic amplification. If the input is a voltage instead of current, it can be applied to the p-terminal of CDTA through a resistor. Consequently, (3) and (4) will contain Vi/R in place of Ip. If a voltage output is required then it may be taken at z-terminal. However, as z-terminal is a high impedance node, a buffer will be required to avoid loading effect. Fig. 4 shows the circuit of Antilog amplifier. For antilog amplifier, input voltage is applied to the p-terminal through a diode and a switched capacitor is required at Z terminal. The switched capacitor (SC) functions as a resistor and reduces the required space for the fabrication. The SC is compatible with CMOS technology. The value of the capacitor C1 used in switched capacitor is calculated using the formula given as: ܥଵ ൌ 1ൗܴ ݂ ሺ5ሻ Where, R is the equivalent resistance value of the switched capacitor and f is the frequency of clock signal (Φ1) and (Φ2), applied at two MOSFETs (M30, M31) of switched capacitor.A routine analysis shows that output current is given by ܸ ܫ ൌ ݃ ܴ ܫ௦ ݁ ݔ൭ ൗܸ ൱ ் ሺ6ሻ Ip Vi I in Io X+ P CDTA N Z IZ ɸ ɸ ɸ ɸ 1 C1 ɸ 2 Fig. 4: Proposed switched capacitor Antilog-Amplifier 4. SIMULATION RESULTS The performance of the proposed log-antilog amplifier is verified using the simulation in PSpice. The CDTA model from [15] is used; employing the n-well CMOS process TSMC 0.35mm. The transconductance was set to 888mS via a bias current of 40mA. Fig. 5 shows the simulated DC transfer characteristics of the log amplifier circuit. Here Ip is varied from 0 to 100µA and In is kept at 0. Response of log amplifier for AC signal applied at P terminal is shown in Fig.6 25
6.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME 240uA 200uA I(X+) 160uA 120uA 80uA 40uA 0 A0 A 10uA 20uA 30uA 40uA 50uA 60uA 70uA 80uA 90uA 100uA IP Fig. 5: Simulated DC transfer characteristics of the Log Amplifier for In = 0 200uA I(X+) IP 100uA 0A -100uA -200uA 5u 0 10u 15u 20u 25u s 30u 35u 40u 45u 50u Time Fig. 6: Simulated logarithmic output for AC signal input 40uA I(X+) 0A -40uA -80uA -120uA -160uA -200uA 0 10uA 20uA 30uA 40uA 50uA 60uA 70uA 80uA IN 90uA 100uA Fig. 7: Simulated DC transfer characteristics of the Log Amplifier for Ip = 0 26
7.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME 200uA I(X+) IN 100uA 0A -100uA -200uA 0 5us 10u 15u 20u 25u 30us 35u 40u 45u 50u Time Fig. 8: Simulated logarithmic output for AC signal at n input terminal The amplified output current corresponding to the DC and AC input current signal at n terminal is shown in Fig. 7 and Fig. 8 respectively. The transfer characteristic of the antilog amplifier is shown in Fig. 9. In this figure, the current Ip is also swept from 0 to 200µA. Default value of temperature is assumed at 260C (room temperature). The results are obtained with Vdd = – Vss = 1.8V, and bias current IB = 40 µA. 150µA I0 100µA 50µA 0µA 20µA 60µA 140µA 100µA 180µA 200µA IP Fig.9: Simulated antilog output 5. CONCLUSION A new log-antilog current amplifier has been presented. The proposed circuit employs single CDTA, diodes and a switched capacitor, which is very much suitable for implementation in CMOS technology. The switched capacitor (SC) reduces the required space in IC implementation. This circuit will be a useful sub circuit for analog signal processing system. As there is no feedback in both circuits, it is free from well recognized problem of instability found in op-amp based logarithmic amplifiers. 27
8.
International Journal of
Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 – 6464(Print), ISSN 0976 – 6472(Online) Volume 4, Issue 6, November-December (2013), © IAEME 6. REFERENCES [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] Chris D. Holdenried, James W. Haslett, John G. Mc Rory, R. Douglas Beards, A. J. Bergsma J. ”A DC–4-GHz True Logarithmic Amplifier: Theory and Implementation,” IEEE Journal of Solid-State Circuits, Vol.37, No. 10, October 2002. Sanchi Harnsoongnoen, Chiranut Sangiamsak, Poonsak Intarakul, Rardchawadee Silapunt, “Logarithmic and Antilogarithmic Circuit with Gate-to-Substrate Biasing Technique”, ITC-CSCC, 2008. R. F. Wolffenbuttel, “Digitally programmable accurate current sources for logarithmic control of the amplification or attenuation in a gain cell”, IEEE J. of solid-st. circ, V23, pp.767-773, 1988. P. E. Allen and D. R. Holberg, CMOS Analog circuit design, Holt Rinehart, Winston, Inc., 1987. A. J. Peyton and V. Walsh, Analog electronics with op amps: a source book of practical circuits, Cambridge University Press, New York, 1993. C. Toumazou, F. J. Lidgey, D. G. Haigh, Analog IC design: the current-mode approach, Stevenage, U.K.: Peregrinus, 1990. N. Tadic, “A β-error elimination in the translinear reduction of the log–antilog multiplier/divider,” Proc., IEEE Instrument and Measurement Technology Conference, Venice, Italy, May 24-26, 1999, pp 525-530. G. W. Roberts and A. S. Sedra, “All-current-mode frequency selective circuits,” Electronics Letters, vol. 25, pp. 759-761, 1989. D. Biolek, "CDTA-Building block for current-mode analog signal processing", Proceeding of ECCTD 2003, Poland, 2003, pp.397-400. D. Biolek, V. Biolkova, "Universal biquad using CDTA elements for cascade filter design", Proc., CSCC 2003, Athens Greece, 2003,5706 pp. 8-12. A. T. Bekri, F. Anday, "Nth-order low-pass filter employing current differencing transconductance amplifiers", Proc., European Conference on Circuit Theory and Design, vol. 2,pp.193-196, 2005. D. Biolek, V. Biolkova, "CDTA-C current-mode universal 2nd_order filter", Proc.,5th WSEAS International Conference on Applied Informatics and Communications, Malta, September 15-17, pp.411-414, 2005. W. Tanjaroen, T. Dumawipata, S. Unhavanich, W. Tangsrirat, W. Surakampontorn, "Design of current differencing transconductance amplifier and its application to current-mode KHN biquad filter", Proc., ECTI-CON 2006, Ubon-ratchathani, Thailand, May 10-13, pp.497-500, 2006 A. Uygur, H. Kuntman, “Design of a Current Differencing Transconductance Amplifier (CDTA) and Its Application on Active Filters” SIU'2005: IEEE 13th Signal Processing and Communication Applications Conference, 16-18 May 2005, Kayseri. D. Biolek, E. Hanciouglu, A.U. Keskin, “High-performance current differencing transconductance amplifier and its application in precision current-mode rectification”, Int. J. Electron. Commun, 62, 2008, pp-92-96. Prashant S. Patel and Mehul L. Patel, “Implementation of CMOS 3.8 Ghz Narrow Band Pass (High Q) Switched Capacitor Filter in 180 Nm Technology”, International Journal of Electronics and Communication Engineering & Technology (IJECET), Volume 4, Issue 1, 2013, pp. 256 - 263, ISSN Print: 0976- 6464, ISSN Online: 0976 –6472. Mohammed Arifuddin Sohel, Dr. K. Chennakeshava Reddy and Dr. Syed Abdul Sattar, “Linearity Enhancement of Operational Transconductance Amplifier using Source Degeneration”, International Journal of Advanced Research in Engineering & Technology (IJARET), Volume 4, Issue 3, 2013, pp. 257 - 263, ISSN Print: 0976-6480, ISSN Online: 0976-6499. 28
Baixar agora