SlideShare a Scribd company logo
1 of 28
Download to read offline
Memories; interfaces & controllers




        Sandeep Kulkarni
     Area Technical Manager
                        g
Memory Types



                          SRAM      Does not req ire refresh access is
                                               require refresh,
                                     easier. Special types based on
                                     access methods. Used for faster
             Volatile                access and low power
                          DRAM      Dynamic RAM, requires periodic
                                     refreshing. Uses transistor and
                                     capacitor to store charge. Is
                                     compact and denser
  Digital
  Di it l
  Memory

                          EEPROM    Byte erasable, limited write cycles,
                                     faster read, ser/parallel

            NonVolatile

                                    NOR & NAND type block erase
                                                   type,      erase,
                          FLASH      lower cost, denser,ser/parallel
SRAM sub-types & applications

                            • upto32Mb, fast 8ns
                  Async


                            • Upto 333Mhz,
                  QDRII       concurrent R/W,burst
                                         R/W burst
                              support, DDR data
                            • Sync/Async,250Mhz
    SRAM           FIFO


                DPRAM/MPM
                            • Random access, upto
                                     access
                              200Mhz
                            • Associative returns
                              Associative,
                   CAM        address based on data
                              search
SDRAM memory subtypes


                SDR      • Upto 133Mhz,LVCMOS, used in
                            p
                           embedded systems
                         • Upto 200Mhz, SSTL18, source
                DDR        synchronous


                DDR2     • Upto 400Mhz,SSTL18, diff.
                           strobe.
   SDRAM
                DDR3     • Upto 800Mhz,SSTL15,flyby
                           architecture
                              hit t

              RLDRAM/2   • Reduced latency, 533Mhz, high
                           bandwidth, high density
                           SRAM-like
                           SRAM like random access
              LPDDR/2    • Lowpower, upto 400Mhz
FPGA On Chip Ram


 • FPGA has primarily 2 types of on-chip RAM
            p       y yp               p
    – Block RAM
       » SRAM memory block of size 9K/18K/36K
       » S
         Supports multiple modes of operation:
               t     lti l   d      f      ti
         ROM/RAM/DPRAM/FIFO etc.
       » Parameterisable aspect ratios, cascadable
       » FAST upto 600Mhz
                 t 600Mh
    – Distributed RAM
       » LUT configured as memory:4i/p LUT = 16x1
                  g               y p
       » Localized Very FAST & efficient
       » Supports multiple modes of operation:
         ROM/RAM/DPRAM/FIFO
       » Cascadable, used for shallow /small memory requirement
On chip flash - FlashBAK Technology

  Make Infinite Reads &                                            Write to Flash During
Writes to EBR @ Speeds of                                              Programming
       up to 350MHz
                                                   Flash

                                                                   JTAG / SPI
                                         EBR
                                                                     PORT
               FPGA
               Logic                                            Write From Flash to EBRs
                                                                 During Configuration /
                                                                Write From EBRs to Flash
                                                                   on User Command

•   Use FlashBAK to Store:
      – Error Codes, POST Results, Serial Numbers and uP Code
•   Erase and Reprogram Flash in <3 seconds
•   sysMEM EBR 166 to 885Kbits
•   Unlimited Random Read and Write Capability through EBR
•   Other types are SerialTag,UFM etc.
Memory in Typical Networking Application
Memory Organization – DDR2




Source:Micron
Read Cycle – DDR2
DDR2 Access




              Read from memory
              R df                     Write t
                                       W it to memory



 • Source Synchronous Data(DQ) from memory is
   edge aligned w.r.t. strobe(DQS).
     g     g                 ( Q )
 • Data writes to memory have to be centre aligned
 • Tight timing budget Timing for data valid window
                budget.
   at 266MHz ~1ns. Precise timing control is crucial.
DDR2 IO implementation

 • To capture read data properly data strobe
   alignment has to be performed in the fpga io’s
      g                p                 pg
   which should be compensated for PVT and works
   on wide range of frequency. Multiple techniques
   exists to accomplish this.
DQSDLL+DQSBUF Method

  • Dedicated circuitry in the IOB takes care of the data
    strobe alignment




  READ




   DQSI




                                                                          SCLK

 DQSDLL provides digital delay code for PVT compensated 90 degree shift
DDR Registers in IOB

  • The IOB contains DDR registers to perform
     – DDR to SDR
     – Half clock transfer
     – Synchronization & Clock transfer
IOB DDR Data Transfer timing diagram
Abstraction
  • Memory Controllers offer abstraction and ease of
    use to designer
  • Can be parameterized to support a many types of
    memories, data width, speed etc.
  • Takes care of initializing the memory
  • Tracks the Read/Write and controls Refresh
  • Takes care of the memory timing requirements
  • Offers a complete data/command/add interface to
    user for integration in the design.
  • Command queuing and command burst improves
    bus tili ti
    b utilization and throughput
                    d th    h t
  • Intelligent bank management to optimize
    performance
Typical DDR Memory Controller Block Diagram
Memory Controller User Interface

  • Local interface signals groups simplify operation
     –   Initialization A
         I i i li i & Auto Refresh
                           R f   h
     –   Command & Addr
     –   Data Write
           ata     te
     –   Data Read
  • Example command interface
        p
USER Commands & Data R/W




                           Data Write on User Interface




      USER Commands




                                 READ Data on User Interface
DDR Memory controller implementation




  1. Core generation (Using IPexpress)
  2. Simulation (Eval scripts)
  3. Implementation (Synthesis & PAR)
       p            ( y             )
  4. Result evaluation (Utilization, Static timing)
  5.
  5 Pinout validation (PCB layout)
  6. Backend design
Comparison of DDR Memory Standards
DDR3 Advantages




                    • Lower Power
                        – 1.5V
                    • Higher Speed
                  – 400MHz ~ 800MHz
                    • Master Reset
                    – Initialization
                  • More Performance
                      – 2x DDR2
                  • Larger Densities
                     – 8Gb/32GB
DDR3 Power Advantage



 • Supply voltage reduced from 1 8V to1 5V
                               1.8V to1.5V
 – More than 15% power saving
 • Slower core speed
 – DDR2-800:DDR2 (400MHz) / Core (200MHz)
 – DDR3-800:DDR3 (400MHz) / Core (100MHz)
 • Lower I/O buffer power
 – 34 ohm driver vs. 18 ohm driver (DDR2)
 • ~25 to 30% lower power than the same performance
    25
    DDR2
DDR3 8n-Prefetch Architecture
DDR3 High Speed Signaling




 • Fly-by routing
                         g
 • Write and Read Leveling
 • ZQ Calibration through ZQ resistor
 • Dynamic ODT for improved WRITE signaling
APPENDIX
Market Trends-Technology transition




Source:iSuppli
Market trends-Price per bit




Source: Microsoft
Key Memory Timing parameters
 • CAS Latency : CL
     – The time between sending a column address to the memory and the
       beginning of the data in response. This is the time it takes to read the
       first bit of memory from a DRAM with the correct row already open.
 • ACTIVATE-to-READ or WRITE delay: tRCD
     – The number of clock cycles required between the opening a row of
                            y       q                   p     g
       memory and accessing columns within it. The time to read the first bit of
       memory from a DRAM without an active row is TRCD + CL.
 • PRECHARGE period: tRP
     – The number of clock cycles required between the issuing of the
       precharge command and opening the next row. The time to read the first
       bit of memory from a DRAM with the wrong row open is TRP + TRCD + CL.
 • ACTIVATE to PRECHARGE delay: tRAS
   ACTIVATE-to-PRECHARGE
     – The number of clock cycles required between a bank active command and issuing
       the precharge command. This is the time needed to internally refresh the row, and
       overlaps with TRCD. Typically approximately equal to the sum of the previous three
       numbers.

 • Others:tRC,tRRD,tRFC,tRTP,tWTR etc.

More Related Content

What's hot

Chapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldChapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldPraveen Kumar
 
Memory map selection of real time sdram controller using verilog full project...
Memory map selection of real time sdram controller using verilog full project...Memory map selection of real time sdram controller using verilog full project...
Memory map selection of real time sdram controller using verilog full project...rahul kumar verma
 
Understanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM TechnologyUnderstanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM TechnologyIntegrated Device Technology
 
Lec10. Memory and storage
Lec10.      Memory    and      storageLec10.      Memory    and      storage
Lec10. Memory and storageAnzaDar3
 
Semiconductor memories
Semiconductor memoriesSemiconductor memories
Semiconductor memoriesSambitShreeman
 
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET Journal
 
Memory Organization
Memory OrganizationMemory Organization
Memory OrganizationAcad
 
Memory modules
Memory modulesMemory modules
Memory modulesSana Sini
 
eMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overvieweMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overviewVijayGESYS
 
Introducing the next generation memory DDR4
Introducing the next generation memory DDR4Introducing the next generation memory DDR4
Introducing the next generation memory DDR4Simmtronics Infotech
 
what is ROM? Rom(read only memory)
what is ROM? Rom(read only memory)what is ROM? Rom(read only memory)
what is ROM? Rom(read only memory)shire ali
 
Read Only Memory
Read Only Memory Read Only Memory
Read Only Memory rohitladdu
 

What's hot (20)

Chapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworldChapter5 the memory-system-jntuworld
Chapter5 the memory-system-jntuworld
 
Memory map selection of real time sdram controller using verilog full project...
Memory map selection of real time sdram controller using verilog full project...Memory map selection of real time sdram controller using verilog full project...
Memory map selection of real time sdram controller using verilog full project...
 
Understanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM TechnologyUnderstanding and Testing DDR4 R-DIMM and LR-DIMM Technology
Understanding and Testing DDR4 R-DIMM and LR-DIMM Technology
 
Coa presentation3
Coa presentation3Coa presentation3
Coa presentation3
 
Lec10. Memory and storage
Lec10.      Memory    and      storageLec10.      Memory    and      storage
Lec10. Memory and storage
 
Semiconductor memories
Semiconductor memoriesSemiconductor memories
Semiconductor memories
 
L010236974
L010236974L010236974
L010236974
 
Internal memory
Internal memoryInternal memory
Internal memory
 
DDR2 SDRAM
DDR2 SDRAMDDR2 SDRAM
DDR2 SDRAM
 
internal_memory
internal_memoryinternal_memory
internal_memory
 
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDLIRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
IRJET- Design And VLSI Verification of DDR SDRAM Controller Using VHDL
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Memory modules
Memory modulesMemory modules
Memory modules
 
eMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overvieweMMC Embedded Multimedia Card overview
eMMC Embedded Multimedia Card overview
 
Ch05 coa9e
Ch05 coa9eCh05 coa9e
Ch05 coa9e
 
Introducing the next generation memory DDR4
Introducing the next generation memory DDR4Introducing the next generation memory DDR4
Introducing the next generation memory DDR4
 
what is ROM? Rom(read only memory)
what is ROM? Rom(read only memory)what is ROM? Rom(read only memory)
what is ROM? Rom(read only memory)
 
Memory And Storages
Memory And StoragesMemory And Storages
Memory And Storages
 
Read Only Memory
Read Only Memory Read Only Memory
Read Only Memory
 
Ram presentation
Ram presentationRam presentation
Ram presentation
 

Viewers also liked

CGroups kernel memory controller -- Pavel Emelyanov
CGroups kernel memory controller -- Pavel EmelyanovCGroups kernel memory controller -- Pavel Emelyanov
CGroups kernel memory controller -- Pavel EmelyanovOpenVZ
 
Real time image processing in fpga
Real time image processing in fpgaReal time image processing in fpga
Real time image processing in fpgaSneha Nidhi
 
Acceleration of XML Parsing through Prefetching
Acceleration of XML  Parsing through PrefetchingAcceleration of XML  Parsing through Prefetching
Acceleration of XML Parsing through PrefetchingRohit Deshpande
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacingdeval patel
 

Viewers also liked (6)

CGroups kernel memory controller -- Pavel Emelyanov
CGroups kernel memory controller -- Pavel EmelyanovCGroups kernel memory controller -- Pavel Emelyanov
CGroups kernel memory controller -- Pavel Emelyanov
 
Real time image processing in fpga
Real time image processing in fpgaReal time image processing in fpga
Real time image processing in fpga
 
Acceleration of XML Parsing through Prefetching
Acceleration of XML  Parsing through PrefetchingAcceleration of XML  Parsing through Prefetching
Acceleration of XML Parsing through Prefetching
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacing
 
DDR3
DDR3DDR3
DDR3
 
Slideshare ppt
Slideshare pptSlideshare ppt
Slideshare ppt
 

Similar to Memory Interfaces & Controllers - Sandeep Kulkarni, Lattice

Similar to Memory Interfaces & Controllers - Sandeep Kulkarni, Lattice (20)

Memory.pptx
Memory.pptxMemory.pptx
Memory.pptx
 
05 internal memory
05 internal memory05 internal memory
05 internal memory
 
Introduction of ram ddr3
Introduction of ram ddr3Introduction of ram ddr3
Introduction of ram ddr3
 
Types of RAM
Types of RAMTypes of RAM
Types of RAM
 
Memory
MemoryMemory
Memory
 
Dram and its types
Dram and its typesDram and its types
Dram and its types
 
Ram- computer maintanent
Ram- computer maintanentRam- computer maintanent
Ram- computer maintanent
 
O que há de novo na plataforma x86 para High Performance por Jefferson de A S...
O que há de novo na plataforma x86 para High Performance por Jefferson de A S...O que há de novo na plataforma x86 para High Performance por Jefferson de A S...
O que há de novo na plataforma x86 para High Performance por Jefferson de A S...
 
memory.pptx
memory.pptxmemory.pptx
memory.pptx
 
Memory module
Memory moduleMemory module
Memory module
 
11091310354
1109131035411091310354
11091310354
 
Unit IV Memory.pptx
Unit IV  Memory.pptxUnit IV  Memory.pptx
Unit IV Memory.pptx
 
Memory system
Memory systemMemory system
Memory system
 
05 internal memory
05 internal memory05 internal memory
05 internal memory
 
Internal memory
Internal memoryInternal memory
Internal memory
 
Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)Memory Hierarchy (RAM and ROM)
Memory Hierarchy (RAM and ROM)
 
project on memories .pptx
project on memories .pptxproject on memories .pptx
project on memories .pptx
 
DDR SDRAMs
DDR SDRAMsDDR SDRAMs
DDR SDRAMs
 
5_Embedded Systems مختصر.pdf
5_Embedded Systems  مختصر.pdf5_Embedded Systems  مختصر.pdf
5_Embedded Systems مختصر.pdf
 
Ram ppt
Ram pptRam ppt
Ram ppt
 

More from FPGA Central

State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA CampState Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA CampFPGA Central
 
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampDESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampFPGA Central
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampFPGA Central
 
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CARhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CAFPGA Central
 
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVCUpgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVCFPGA Central
 
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...FPGA Central
 
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, XilinxMastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, XilinxFPGA Central
 
FPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Central
 
FPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments PresentationFPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments PresentationFPGA Central
 
FPGA Camp - Introduction
FPGA Camp - IntroductionFPGA Camp - Introduction
FPGA Camp - IntroductionFPGA Central
 
FPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech PresentationFPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech PresentationFPGA Central
 
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxToday's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxFPGA Central
 
FPGA Camp - Aldec Presentation
FPGA Camp - Aldec PresentationFPGA Camp - Aldec Presentation
FPGA Camp - Aldec PresentationFPGA Central
 
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010FPGA Central
 

More from FPGA Central (14)

State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA CampState Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
State Of FPGA: Current & Future - A Panel discussion @ 4th FPGA Camp
 
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA CampDESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
DESIGN CHOICES FOR EMBEDDED REAL-TIME CONTROL SYSTEMS @ 4th FPGA Camp
 
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA CampPCIe Gen 3.0 Presentation @ 4th FPGA Camp
PCIe Gen 3.0 Presentation @ 4th FPGA Camp
 
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CARhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
Rhino labs Prese4th ntation At FPGA Camp, Santa Clara, CA
 
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVCUpgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
Upgrading to System Verilog for FPGA Designs, Srinivasan Venkataramanan, CVC
 
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
Fcamp may2010-tech2-fpga high speed io trends-alteraTrends & Challenges in De...
 
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, XilinxMastering FPGA Design through Debug, Adrian Hernandez, Xilinx
Mastering FPGA Design through Debug, Adrian Hernandez, Xilinx
 
FPGA Camp - Softjin Presentation
FPGA Camp - Softjin PresentationFPGA Camp - Softjin Presentation
FPGA Camp - Softjin Presentation
 
FPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments PresentationFPGA Camp - National Instruments Presentation
FPGA Camp - National Instruments Presentation
 
FPGA Camp - Introduction
FPGA Camp - IntroductionFPGA Camp - Introduction
FPGA Camp - Introduction
 
FPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech PresentationFPGA Camp - Intellitech Presentation
FPGA Camp - Intellitech Presentation
 
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, XilinxToday's FPGA Ecosystem - Neeraj Varma, Xilinx
Today's FPGA Ecosystem - Neeraj Varma, Xilinx
 
FPGA Camp - Aldec Presentation
FPGA Camp - Aldec PresentationFPGA Camp - Aldec Presentation
FPGA Camp - Aldec Presentation
 
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010
 

Recently uploaded

OpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureOpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureEric D. Schabell
 
Comparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioComparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioChristian Posta
 
Empowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership BlueprintEmpowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership BlueprintMahmoud Rabie
 
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IES VE
 
Designing A Time bound resource download URL
Designing A Time bound resource download URLDesigning A Time bound resource download URL
Designing A Time bound resource download URLRuncy Oommen
 
20230202 - Introduction to tis-py
20230202 - Introduction to tis-py20230202 - Introduction to tis-py
20230202 - Introduction to tis-pyJamie (Taka) Wang
 
NIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 WorkshopNIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 WorkshopBachir Benyammi
 
UiPath Community: AI for UiPath Automation Developers
UiPath Community: AI for UiPath Automation DevelopersUiPath Community: AI for UiPath Automation Developers
UiPath Community: AI for UiPath Automation DevelopersUiPathCommunity
 
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdfUiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdfDianaGray10
 
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfIaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfDaniel Santiago Silva Capera
 
The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...
The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...
The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...Aggregage
 
AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesAI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesMd Hossain Ali
 
9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding TeamAdam Moalla
 
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...UbiTrack UK
 
Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024D Cloud Solutions
 
Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1DianaGray10
 
UiPath Studio Web workshop series - Day 6
UiPath Studio Web workshop series - Day 6UiPath Studio Web workshop series - Day 6
UiPath Studio Web workshop series - Day 6DianaGray10
 
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostKubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostMatt Ray
 
Machine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfMachine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfAijun Zhang
 
Computer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and HazardsComputer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and HazardsSeth Reyes
 

Recently uploaded (20)

OpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureOpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability Adventure
 
Comparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioComparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and Istio
 
Empowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership BlueprintEmpowering Africa's Next Generation: The AI Leadership Blueprint
Empowering Africa's Next Generation: The AI Leadership Blueprint
 
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
 
Designing A Time bound resource download URL
Designing A Time bound resource download URLDesigning A Time bound resource download URL
Designing A Time bound resource download URL
 
20230202 - Introduction to tis-py
20230202 - Introduction to tis-py20230202 - Introduction to tis-py
20230202 - Introduction to tis-py
 
NIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 WorkshopNIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 Workshop
 
UiPath Community: AI for UiPath Automation Developers
UiPath Community: AI for UiPath Automation DevelopersUiPath Community: AI for UiPath Automation Developers
UiPath Community: AI for UiPath Automation Developers
 
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdfUiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
 
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfIaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
 
The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...
The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...
The Data Metaverse: Unpacking the Roles, Use Cases, and Tech Trends in Data a...
 
AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesAI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
 
9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team
 
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
 
Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024
 
Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1
 
UiPath Studio Web workshop series - Day 6
UiPath Studio Web workshop series - Day 6UiPath Studio Web workshop series - Day 6
UiPath Studio Web workshop series - Day 6
 
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostKubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
 
Machine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfMachine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdf
 
Computer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and HazardsComputer 10: Lesson 10 - Online Crimes and Hazards
Computer 10: Lesson 10 - Online Crimes and Hazards
 

Memory Interfaces & Controllers - Sandeep Kulkarni, Lattice

  • 1. Memories; interfaces & controllers Sandeep Kulkarni Area Technical Manager g
  • 2. Memory Types SRAM  Does not req ire refresh access is require refresh, easier. Special types based on access methods. Used for faster Volatile access and low power DRAM  Dynamic RAM, requires periodic refreshing. Uses transistor and capacitor to store charge. Is compact and denser Digital Di it l Memory EEPROM  Byte erasable, limited write cycles, faster read, ser/parallel NonVolatile  NOR & NAND type block erase type, erase, FLASH lower cost, denser,ser/parallel
  • 3. SRAM sub-types & applications • upto32Mb, fast 8ns Async • Upto 333Mhz, QDRII concurrent R/W,burst R/W burst support, DDR data • Sync/Async,250Mhz SRAM FIFO DPRAM/MPM • Random access, upto access 200Mhz • Associative returns Associative, CAM address based on data search
  • 4. SDRAM memory subtypes SDR • Upto 133Mhz,LVCMOS, used in p embedded systems • Upto 200Mhz, SSTL18, source DDR synchronous DDR2 • Upto 400Mhz,SSTL18, diff. strobe. SDRAM DDR3 • Upto 800Mhz,SSTL15,flyby architecture hit t RLDRAM/2 • Reduced latency, 533Mhz, high bandwidth, high density SRAM-like SRAM like random access LPDDR/2 • Lowpower, upto 400Mhz
  • 5. FPGA On Chip Ram • FPGA has primarily 2 types of on-chip RAM p y yp p – Block RAM » SRAM memory block of size 9K/18K/36K » S Supports multiple modes of operation: t lti l d f ti ROM/RAM/DPRAM/FIFO etc. » Parameterisable aspect ratios, cascadable » FAST upto 600Mhz t 600Mh – Distributed RAM » LUT configured as memory:4i/p LUT = 16x1 g y p » Localized Very FAST & efficient » Supports multiple modes of operation: ROM/RAM/DPRAM/FIFO » Cascadable, used for shallow /small memory requirement
  • 6. On chip flash - FlashBAK Technology Make Infinite Reads & Write to Flash During Writes to EBR @ Speeds of Programming up to 350MHz Flash JTAG / SPI EBR PORT FPGA Logic Write From Flash to EBRs During Configuration / Write From EBRs to Flash on User Command • Use FlashBAK to Store: – Error Codes, POST Results, Serial Numbers and uP Code • Erase and Reprogram Flash in <3 seconds • sysMEM EBR 166 to 885Kbits • Unlimited Random Read and Write Capability through EBR • Other types are SerialTag,UFM etc.
  • 7. Memory in Typical Networking Application
  • 8. Memory Organization – DDR2 Source:Micron
  • 10. DDR2 Access Read from memory R df Write t W it to memory • Source Synchronous Data(DQ) from memory is edge aligned w.r.t. strobe(DQS). g g ( Q ) • Data writes to memory have to be centre aligned • Tight timing budget Timing for data valid window budget. at 266MHz ~1ns. Precise timing control is crucial.
  • 11. DDR2 IO implementation • To capture read data properly data strobe alignment has to be performed in the fpga io’s g p pg which should be compensated for PVT and works on wide range of frequency. Multiple techniques exists to accomplish this.
  • 12. DQSDLL+DQSBUF Method • Dedicated circuitry in the IOB takes care of the data strobe alignment READ DQSI SCLK DQSDLL provides digital delay code for PVT compensated 90 degree shift
  • 13. DDR Registers in IOB • The IOB contains DDR registers to perform – DDR to SDR – Half clock transfer – Synchronization & Clock transfer
  • 14. IOB DDR Data Transfer timing diagram
  • 15. Abstraction • Memory Controllers offer abstraction and ease of use to designer • Can be parameterized to support a many types of memories, data width, speed etc. • Takes care of initializing the memory • Tracks the Read/Write and controls Refresh • Takes care of the memory timing requirements • Offers a complete data/command/add interface to user for integration in the design. • Command queuing and command burst improves bus tili ti b utilization and throughput d th h t • Intelligent bank management to optimize performance
  • 16. Typical DDR Memory Controller Block Diagram
  • 17. Memory Controller User Interface • Local interface signals groups simplify operation – Initialization A I i i li i & Auto Refresh R f h – Command & Addr – Data Write ata te – Data Read • Example command interface p
  • 18. USER Commands & Data R/W Data Write on User Interface USER Commands READ Data on User Interface
  • 19. DDR Memory controller implementation 1. Core generation (Using IPexpress) 2. Simulation (Eval scripts) 3. Implementation (Synthesis & PAR) p ( y ) 4. Result evaluation (Utilization, Static timing) 5. 5 Pinout validation (PCB layout) 6. Backend design
  • 20. Comparison of DDR Memory Standards
  • 21. DDR3 Advantages • Lower Power – 1.5V • Higher Speed – 400MHz ~ 800MHz • Master Reset – Initialization • More Performance – 2x DDR2 • Larger Densities – 8Gb/32GB
  • 22. DDR3 Power Advantage • Supply voltage reduced from 1 8V to1 5V 1.8V to1.5V – More than 15% power saving • Slower core speed – DDR2-800:DDR2 (400MHz) / Core (200MHz) – DDR3-800:DDR3 (400MHz) / Core (100MHz) • Lower I/O buffer power – 34 ohm driver vs. 18 ohm driver (DDR2) • ~25 to 30% lower power than the same performance 25 DDR2
  • 24. DDR3 High Speed Signaling • Fly-by routing g • Write and Read Leveling • ZQ Calibration through ZQ resistor • Dynamic ODT for improved WRITE signaling
  • 27. Market trends-Price per bit Source: Microsoft
  • 28. Key Memory Timing parameters • CAS Latency : CL – The time between sending a column address to the memory and the beginning of the data in response. This is the time it takes to read the first bit of memory from a DRAM with the correct row already open. • ACTIVATE-to-READ or WRITE delay: tRCD – The number of clock cycles required between the opening a row of y q p g memory and accessing columns within it. The time to read the first bit of memory from a DRAM without an active row is TRCD + CL. • PRECHARGE period: tRP – The number of clock cycles required between the issuing of the precharge command and opening the next row. The time to read the first bit of memory from a DRAM with the wrong row open is TRP + TRCD + CL. • ACTIVATE to PRECHARGE delay: tRAS ACTIVATE-to-PRECHARGE – The number of clock cycles required between a bank active command and issuing the precharge command. This is the time needed to internally refresh the row, and overlaps with TRCD. Typically approximately equal to the sum of the previous three numbers. • Others:tRC,tRRD,tRFC,tRTP,tWTR etc.