Timing Generators and ClockCleaner Solutions
•
2 likes•741 views
To introduce Gennum’s timing generator and clock cleaner technology and its product offerings
![Timing Generators and ClockCleaner Solutions ,[object Object]](https://image.slidesharecdn.com/gennumgs49xx-110318001752-phpapp02/85/timing-generators-and-clockcleaner-solutions-1-320.jpg)
![Introduction ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]](data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)
Recommended
Recommended
More Related Content
What's hot
What's hot (20)
Similar to Timing Generators and ClockCleaner Solutions
Similar to Timing Generators and ClockCleaner Solutions (20)
More from Premier Farnell
More from Premier Farnell (20)
Recently uploaded
Recently uploaded (20)
Timing Generators and ClockCleaner Solutions
- 4. Genlock Studio Example House Reference VTR 1 Movie Commercial 1 Commercial 2 TV VTR 2 VTR 3 switch Genlock Circuitry
- 8. Synchronous Switching In a perfect world…
- 9. Synchronous Switching Skew between two channels
Editor's Notes
- This is an introduction to Gennum Timing Generators and Clock Cleaner Solutions
- Welcome to the training module on Timing Generators and ClockCleaner Solutions. This training module introduces Gennum’s timing generators and clock cleaner technology and its product offerings
- Video timing is one of those things that most people never notice — until it goes wrong. Timing is most important in a broadcast studio, where synchronization is critical to the capture, processing, and distribution of video signals. Since any video receiver must synchronize its circuitry to the timing reference signals embedded in the input video signal to properly display — or even just manipulate — the image it carries, trouble can arise when the input to the receiver is suddenly changed. If the timing reference for the new signal is different than that of the old, the receiver circuitry must re-synchronize. This transition time can take up to several milliseconds, enough time to cause the image to visibly tear, skip, jump, or otherwise be disrupted. The most common example of this is the temporary breakup of the image on your TV when changing channels.
- The process of combining video signals originating from different local sources requires perfect synchronism and relative timing of all the signals present at the input of a production switcher. External, incoming video feeds are non-synchronous. They can be recorded without difficulty as the VTR locks onto the incoming video signal. Mixing the incoming feeds with the locally generated signals requires that the external and internal video signal sources be synchronous and meet the timing requirements. All local signals must be locked to the incoming external feed. To achieve this the master sync generator is locked to the external feed. Alternately, various operational configurations, consisting of a studio, several cameras, VTRs and production switchers, are genlocked to specific external sources.
- In order to ensure that there are no mid-program disruptions, television studios make sure that all of their video signals are exactly in sync with one another. This synchronization is referred to as 'generator lock', or 'GENLOCK', since it requires locking the circuitry of a given piece of equipment to the timing reference signal produced by a sync pulse generator (SPG), the box that is used to create the studio sync. Genlock is the process of synchronizing multiple pieces of video equipment so when multiple pieces of equipment in a system are synchronized they are said to be genlocked. Genlocking is a critical function of any broadcast video system.
- Traditional genlock circuits will generate a pixel clock, a horizontal sync pulse, a vertical sync pulse, a frame/field reference pulse, and in analog systems, a colour burst frequency, and will lock them to the corresponding signals extracted from the reference signal by a sync separator. These circuits require multiple discrete components on a board. To design traditional genlock circuitry, the user needs to determine the timing relationship between the reference and the desired output format, and use the appropriate VCXO(s), flip-flops, filter, and FPGA to create the clock and timing signals. The traditional methods require unique circuitry for each video frequency. Depending on video standards, this circuitry may be hard to design. In addition, this solution may take up a lot of board space.
- In the case of a standard analog television signal, the composite signal contains regularly spaced horizontal sync pulses to indicate the beginning of each line, a series of vertical sync pulses to indicate the end of an image (frame) and the beginning of the next, and a colour sub-carrier used to encode colour information for the image. The analog receiver will extract these timing signals and synchronize its internal circuitry to them so that the received image can be properly displayed. The studio sync is produced by a sync pulse generator (SPG) and distributed to all the video equipment in the studio.
- For digital video signals, such as the Serial Digital Interface (SDI) signals commonly used to transport video within a broadcast studio, the timing information is encoded as a uniquely identifiable digital word and transmitted at regular intervals in the bit stream. In the SDI interface, this word is called the TRS (timing reference signal). There are two kinds of TRS words, the EAV (end of active video) and SAV (start of active video), which, by both their location in the bit stream and their actual value, relate the same kind of horizontal and vertical timing information needed to distinguish one line from another, and one frame from the next. This figure shows the A and B channel are synchronized to each other, the switch won’t cause a disruption in the timing.
- Here is another example for two unsynchronized channels. For example, during broadcast switch is made from one camera to another during a newscast. These two cameras are not synchronized to each other. It results a disruption in the timing, and therefore, a disruption of the image broadcast to you.
- The GEN Clock family are a group of products that generate the clock and timing signals required for most video and graphics systems. This family can generate multiple clocks, including 3 video clocks (2 single ended and one differential), 3 audio clocks, and 8 configurable timing signal clocks. By supplying the clock generator with HSync, VSync and Fsync, the chips will determine if it meets one of 36 video or 16 graphics standards and will report which standard. Members of the GS49xx family are GS4900B, GS4901B, GS4910B and GS4911B. The GS4911B is an SD/HD/Graphics Video and Audio Timing Generator with Genlock incorporating all the features of the other devices.
- This table shows the different clock signals generated by different members. The generator is referenced to an internal crystal oscillator and is responsible for generating the PCLK output signals. The maximum PCLK value is listed in the table. The GS4915 provides a low jitter clock output when fed with an HD or SD video clock input. Other input clock frequencies between 12MHz and 165MHz can be automatically passed through to the GS4915 outputs. An internal 2:1 mux allows the user to select between a differential or single-ended (LVCMOS) input clock. If the input clock frequency is 74.25 or 74.25/1.001MHz, the GS4915 can double the output, providing a low jitter 148.5 or 148.5/1.001MHz output clock which can be used for HD-SDI and 3Gb/s-SDI applications.
- The GS4911B is a highly flexible, digitally controlled clock synthesis circuit and timing generator with genlock capability. The user may select to output one of 8 different video sample clock rates or 13 different graphic display clock rates. In addition, the GS4911B provides three audio sample clock outputs. The chosen clock frequency may be further internally divided, and is available on two video clock outputs and one LVDS video clock output pair. The video clocks may also be individually phase delayed with respect to the timing outputs for clock skew control. The user may also program any clock frequency between 13.5MHz and 165MHz. The GS4911B can generate up to 8 different timing signals at a time.
- When the device is in Genlock mode and the input reference is removed, the GS4911B will enter Freeze mode. In this mode, the output clock and timing signals will maintain their previously genlocked phase and frequency to within +/- 2ppm. The device will first attempt to automatically genlock the output to the input reference. If the output format selected is such that it is not commonly genlocked to the input reference, the GS4911B will not automatically lock. In this case, the user may program designated registers to manually allow locking to occur. The GS4911B supports cross-locking, allowing the outputs to be genlocked to an incoming reference that is different from the output video standard selecte The GS4911B is Pb-free, and the encapsulation compound does not contain halogenated flame retardant (RoHS Compliant).
- The internal PCLK signal generated by the clock synthesis circuit is used to produce horizontal, vertical, and frame based timing output signals. In addition to the device’s pre-programmed clock frequencies, the user may generate a custom audio or video clock by programming designated registers in the host interface. In addition to the devices’s pre-programmed output timing signals, the user may also build their own custom timing signals. The GS4911B also provides audio sample clock outputs that can produce audio clocks up to 512fs with fs ranging from 9.7kHz to 96kHz. Clock & timing generation requires only one 27MHz external crystal reference.
- The GS4915 provides a low jitter clock output when fed with an HD or SD video clock input. The typical output jitter is as low as 20ps. Other input clock frequencies between 12MHz and 165MHz can be automatically passed through to the GS4915 outputs. In bypass mode, the GS4915 will automatically or manually bypass its cleaning stage and pass the input clock signal directly to the output whenever the device is unlocked. Clock input may be either LVDS or CMOS levels and fed by the GS4911B clock generator. The GS4915 contains two separate input buffers to accept either a differential or single-ended input clock. The GS4915 is designed to operate with the GO1555 VCO as part of its phase-locked loop.
- The GS4915 Clock Cleaner complements Gennum's GS4911B Clock and Timing Generator for implementing a video genlock solution. Whereas the GS4911B itself cleans low-frequency jitter, the GS4915 is designed to clean primarily the higher frequency jitter of clocks generated by the GS4911B. Here we list the critical parameters for GS4911B and GS4915.
- Thank you for taking the time to view this presentation on “ Timing Generators and ClockCleaner Solutions ” . If you would like to learn more or go on to purchase some of these devices, you may either click on the part list link, or simply call our sales hotline. For more technical information you may either visit the GENNUM site, or if you would prefer to speak to someone live, please call our hotline number, or even use our ‘live chat’ online facility.