SlideShare uma empresa Scribd logo
1 de 12
COMPUTER
      INSTRUCTIONS




                                       MANINDER KAUR
                              professormaninder@gmail.com



Maninder Kaur
professormaninder@gmail.com                   www.eazynotes.com   1
INSTRUCTION FORMAT
       An    instruction format or instruction code is a
           group of bits used to perform a particular
           operation on the data stored in computer.

       Processor   fetches an instruction from memory
           and decodes the bits to execute the instruction.

       Different    computers may have their own
           instruction set.

Maninder Kaur
professormaninder@gmail.com                    www.eazynotes.com   2
INSTRUCTION FORMAT
       Instruction  code is divided into two parts
           namely operation code and address of
           data.

           Operation code consisting group of bits
           to define an operation such as add,
           subtract, multiply etc.


Maninder Kaur
professormaninder@gmail.com               www.eazynotes.com   3
INSTRUCTION FORMAT
     In an instruction format:
      First 12 bits (0-11) specify an address.
      Next 3 bits specify operation code (opcode).
      Left most bit specify the addressing mode I
                   I = 0 for direct address
                   I = 1 for indirect address




Maninder Kaur
professormaninder@gmail.com                   www.eazynotes.com   4
TYPES OF INSTRUCTIONS

     The basic computer has three 16-bit
      instruction code formats:

     1. Memory   Reference Instructions
     2. Register Reference Instructions
     3. Input/Output Instructions




Maninder Kaur
professormaninder@gmail.com               www.eazynotes.com   5
Memory Reference Instructions
    In Memory reference instruction:
     First 12 bits(0-11) specify an address.
     Next 3 bits specify operation code (opcode).
     Left most bit specify the addressing mode I
                  I = 0 for direct address
                  I = 1 for indirect address




                                 (Opcode = 000 through 111)
Maninder Kaur
professormaninder@gmail.com                  www.eazynotes.com   6
Memory Reference Instructions
       In Memory reference instruction:

           first 12 bits (0-11) specify an address.
          The address field is denoted by three x’s (in hexadecimal notation)
           and is equivalent to 12-bit address.
          The last mode bit of the instruction represents by symbol I.
          When I = 0, the last four bits of an instruction have a hexadecimal
           digit equivalent from 0 to 6 since the last bit is zero (0).
           When I = 1 the last four bits of an instruction have a hexadecimal
           digit equivalent from 8 to E since the last bit is one (1).




Maninder Kaur
professormaninder@gmail.com                                  www.eazynotes.com   7
Memory Reference Instructions
                                 Hexadecimal code
      Symbol                  I=0             I=1             Description
       AND                    0xxx            8xxx   AND memory word to AC
       ADD                    1xxx            9xxx   ADD memory word to AC
       LDA                    2xxx           Axxx    LOAD Memory word to AC
       STA                    3xxx            Bxxx   Store   content   of     AC   in
                                                     memory
       BUN                    4xxx           Cxxx    Branch unconditionally
        BSA                   5xxx           Dxxx    Branch and save return address


        ISZ                   6xxx            Exxx   Increment and Skip if zero




Maninder Kaur
professormaninder@gmail.com                                   www.eazynotes.com    8
Register Reference Instructions
       In Register Reference Instruction:

         First 12 bits (0-11) specify the register operation.
        The next three bits equals to 111 specify opcode.
        The last mode bit of the instruction is 0.
        Therefore, left most 4 bits are always 0111 which is equal to
         hexadecimal 7.




Maninder Kaur
professormaninder@gmail.com                                 www.eazynotes.com   9
Register Reference Instructions
        Symbol                Hexadecimal code                 Description

          CLA                      7800          Clear AC
          CLE                      7400          Clear E
          CMA                      7200          Complement AC
          CME                      7100          Complement E
           CIR                     7080          Circulate right AC and E
           CIL                     7040          Circulate left AC and E
          INC                      7020          Increment AC
           SPA                     7010          Skip next instruction if AC positive
          SNA                      7008          Skip next instruction is AC is negative


          SZA                      7004          Skip next instruction is AC is 0
           SZE                     7002          Skip next instruction is E is 0
          HLT                      7001          Halt computer
Maninder Kaur
professormaninder@gmail.com                                             www.eazynotes.com   10
I/O Reference Instructions
       In I/O Reference Instruction:

         First 12 bits (0-11) specify the I/O operation.
        The next three bits equals to 111 specify opcode.
        The last mode bit of the instruction is 1.
        Therefore, left most 4 bits are always 1111 which is equal to
         hexadecimal F.




Maninder Kaur
professormaninder@gmail.com                                 www.eazynotes.com   11
I/O Reference Instructions
        Symbol                Hexadecimal code                   Description
           INP                     F800          Input character to AC

          OUT                      F400          Output character from AC

           SKI                     F200          Skip on input flag

          SKO                      F100          Skip on Output flag

          ION                      F080          Interrupt on

           IOF                     F040          Interrupt off




Maninder Kaur
professormaninder@gmail.com                                            www.eazynotes.com   12

Mais conteúdo relacionado

Mais procurados

Stack organization
Stack organizationStack organization
Stack organizationchauhankapil
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer languageSanjeev Patel
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitabdosaidgkv
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architectureFaisal Hussain
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle pptsheetal singh
 
Register Reference Instructions | Computer Science
Register Reference Instructions | Computer ScienceRegister Reference Instructions | Computer Science
Register Reference Instructions | Computer ScienceTransweb Global Inc
 
bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)Siddhi Viradiya
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operationNikhil Pandit
 
Computer architecture data representation
Computer architecture  data representationComputer architecture  data representation
Computer architecture data representationAnil Pokhrel
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modesRamaPrabha24
 
Arithmetic logic shift unit
Arithmetic logic shift unitArithmetic logic shift unit
Arithmetic logic shift unitrishi ram khanal
 
Instruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInstruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInteX Research Lab
 
Harvard architecture
Harvard architectureHarvard architecture
Harvard architectureGichelle Amon
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)cs19club
 
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.ATUL KUMAR YADAV
 

Mais procurados (20)

Stack organization
Stack organizationStack organization
Stack organization
 
Register transfer language
Register transfer languageRegister transfer language
Register transfer language
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
Register Reference Instructions | Computer Science
Register Reference Instructions | Computer ScienceRegister Reference Instructions | Computer Science
Register Reference Instructions | Computer Science
 
bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)bus and memory tranfer (computer organaization)
bus and memory tranfer (computer organaization)
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
 
Computer architecture data representation
Computer architecture  data representationComputer architecture  data representation
Computer architecture data representation
 
instruction format and addressing modes
instruction format and addressing modesinstruction format and addressing modes
instruction format and addressing modes
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Arithmetic logic shift unit
Arithmetic logic shift unitArithmetic logic shift unit
Arithmetic logic shift unit
 
Instruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInstruction pipeline: Computer Architecture
Instruction pipeline: Computer Architecture
 
Memory organization
Memory organizationMemory organization
Memory organization
 
Harvard architecture
Harvard architectureHarvard architecture
Harvard architecture
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)
 
pipelining
pipeliningpipelining
pipelining
 
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
 
Micro program example
Micro program exampleMicro program example
Micro program example
 

Destaque

Types of instructions
Types of instructionsTypes of instructions
Types of instructionsihsanjamil
 
Computer instruction
Computer instructionComputer instruction
Computer instructionSanjeev Patel
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGFrankie Jones
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registersSanjeev Patel
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instructionSanjeev Patel
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycleKumar
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unitAnuj Modi
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Designmekind
 
Assembly Language Basics
Assembly Language BasicsAssembly Language Basics
Assembly Language BasicsEducation Front
 
Assembly Language Lecture 1
Assembly Language Lecture 1Assembly Language Lecture 1
Assembly Language Lecture 1Motaz Saad
 
Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly languageAhmed M. Abed
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5Umang Gupta
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and DesignKamal Acharya
 
Assembly Language Lecture 2
Assembly Language Lecture 2Assembly Language Lecture 2
Assembly Language Lecture 2Motaz Saad
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set ArchitectureDilum Bandara
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
 

Destaque (20)

Types of instructions
Types of instructionsTypes of instructions
Types of instructions
 
Computer instruction
Computer instructionComputer instruction
Computer instruction
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
 
Instruction code
Instruction codeInstruction code
Instruction code
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Assembly Language Basics
Assembly Language BasicsAssembly Language Basics
Assembly Language Basics
 
Assembly Language Lecture 1
Assembly Language Lecture 1Assembly Language Lecture 1
Assembly Language Lecture 1
 
Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly language
 
Computer organiztion5
Computer organiztion5Computer organiztion5
Computer organiztion5
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Interrupts
InterruptsInterrupts
Interrupts
 
Fetch execute cycle
Fetch execute cycleFetch execute cycle
Fetch execute cycle
 
Assembly Language Lecture 2
Assembly Language Lecture 2Assembly Language Lecture 2
Assembly Language Lecture 2
 
Hardwired control
Hardwired controlHardwired control
Hardwired control
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
 

Semelhante a Computer instructions

Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02Shivani Gautam
 
computer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptxcomputer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptxAshokRachapalli1
 
Computer instruction(dp&co)
Computer instruction(dp&co)Computer instruction(dp&co)
Computer instruction(dp&co)GowriLatha1
 
Instruction format
Instruction formatInstruction format
Instruction formatchauhankapil
 
Programming with 8085.pptx
Programming with 8085.pptxProgramming with 8085.pptx
Programming with 8085.pptxSachinKupade
 
Chapter 2 Part2 A
Chapter 2 Part2 AChapter 2 Part2 A
Chapter 2 Part2 Aececourse
 
COMPUTER ORGANIZATION NOTES Unit 2
COMPUTER ORGANIZATION NOTES  Unit 2COMPUTER ORGANIZATION NOTES  Unit 2
COMPUTER ORGANIZATION NOTES Unit 2Dr.MAYA NAYAK
 
Instruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptxInstruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptxujjwalmatoliya
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructionshepzijustin
 
Digital logic degin, Number system
Digital logic degin, Number systemDigital logic degin, Number system
Digital logic degin, Number systemAshish Kumar Thakur
 
system software 16 marks
system software 16 markssystem software 16 marks
system software 16 marksvvcetit
 
Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes VandanaPagar1
 
02 Addressing Modes.pptx
02 Addressing Modes.pptx02 Addressing Modes.pptx
02 Addressing Modes.pptxssuser586772
 

Semelhante a Computer instructions (20)

Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02Instructionformatreport 110419102141-phpapp02
Instructionformatreport 110419102141-phpapp02
 
computer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptxcomputer-instructions-130126022653-phpapp01.pptx
computer-instructions-130126022653-phpapp01.pptx
 
Computer instruction(dp&co)
Computer instruction(dp&co)Computer instruction(dp&co)
Computer instruction(dp&co)
 
Instruction format
Instruction formatInstruction format
Instruction format
 
Computer design
Computer designComputer design
Computer design
 
Programming with 8085.pptx
Programming with 8085.pptxProgramming with 8085.pptx
Programming with 8085.pptx
 
Coa presentation1
Coa presentation1Coa presentation1
Coa presentation1
 
CAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdfCAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdf
 
Chapter 2 Part2 A
Chapter 2 Part2 AChapter 2 Part2 A
Chapter 2 Part2 A
 
Part 1.pptx
Part 1.pptxPart 1.pptx
Part 1.pptx
 
COMPUTER ORGANIZATION NOTES Unit 2
COMPUTER ORGANIZATION NOTES  Unit 2COMPUTER ORGANIZATION NOTES  Unit 2
COMPUTER ORGANIZATION NOTES Unit 2
 
Mcs 012 soved assignment 2015-16
Mcs 012 soved assignment 2015-16Mcs 012 soved assignment 2015-16
Mcs 012 soved assignment 2015-16
 
Binary codes
Binary codesBinary codes
Binary codes
 
Instruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptxInstruction format UJJWAL MATOLIYA.pptx
Instruction format UJJWAL MATOLIYA.pptx
 
Microprocessor instructions
Microprocessor instructionsMicroprocessor instructions
Microprocessor instructions
 
Digital logic degin, Number system
Digital logic degin, Number systemDigital logic degin, Number system
Digital logic degin, Number system
 
system software 16 marks
system software 16 markssystem software 16 marks
system software 16 marks
 
Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes Digital Electronics- Number systems & codes
Digital Electronics- Number systems & codes
 
02 Addressing Modes.pptx
02 Addressing Modes.pptx02 Addressing Modes.pptx
02 Addressing Modes.pptx
 
Number system
Number systemNumber system
Number system
 

Mais de Anuj Modi

Android Technology
Android TechnologyAndroid Technology
Android TechnologyAnuj Modi
 
Virtual memory
Virtual memoryVirtual memory
Virtual memoryAnuj Modi
 
Synchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferSynchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferAnuj Modi
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-busAnuj Modi
 
Ram and-rom-chips
Ram and-rom-chipsRam and-rom-chips
Ram and-rom-chipsAnuj Modi
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
HTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsHTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsAnuj Modi
 
HTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textHTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textAnuj Modi
 
HTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageHTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageAnuj Modi
 
Introduction to-dbms
Introduction to-dbmsIntroduction to-dbms
Introduction to-dbmsAnuj Modi
 
Architecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceArchitecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceAnuj Modi
 
Central Processing Unit User View
Central Processing Unit User ViewCentral Processing Unit User View
Central Processing Unit User ViewAnuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data StructureAnuj Modi
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data StructureAnuj Modi
 
B trees in Data Structure
B trees in Data StructureB trees in Data Structure
B trees in Data StructureAnuj Modi
 

Mais de Anuj Modi (18)

Android Technology
Android TechnologyAndroid Technology
Android Technology
 
Virtual memory
Virtual memoryVirtual memory
Virtual memory
 
Synchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transferSynchronous and-asynchronous-data-transfer
Synchronous and-asynchronous-data-transfer
 
Registers and-common-bus
Registers and-common-busRegisters and-common-bus
Registers and-common-bus
 
Ram and-rom-chips
Ram and-rom-chipsRam and-rom-chips
Ram and-rom-chips
 
Memory
MemoryMemory
Memory
 
Cache memory
Cache memoryCache memory
Cache memory
 
HTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphicsHTML Lesson 5-insert-and-align-graphics
HTML Lesson 5-insert-and-align-graphics
 
HTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-textHTML Lesson 2-format-pages-and-text
HTML Lesson 2-format-pages-and-text
 
HTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-pageHTML Lesson 1-create-a-home-page
HTML Lesson 1-create-a-home-page
 
Introduction to-dbms
Introduction to-dbmsIntroduction to-dbms
Introduction to-dbms
 
DBA
DBADBA
DBA
 
Data models
Data modelsData models
Data models
 
Architecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independenceArchitecture of-dbms-and-data-independence
Architecture of-dbms-and-data-independence
 
Central Processing Unit User View
Central Processing Unit User ViewCentral Processing Unit User View
Central Processing Unit User View
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
 
Graphs In Data Structure
Graphs In Data StructureGraphs In Data Structure
Graphs In Data Structure
 
B trees in Data Structure
B trees in Data StructureB trees in Data Structure
B trees in Data Structure
 

Computer instructions

  • 1. COMPUTER INSTRUCTIONS MANINDER KAUR professormaninder@gmail.com Maninder Kaur professormaninder@gmail.com www.eazynotes.com 1
  • 2. INSTRUCTION FORMAT An instruction format or instruction code is a group of bits used to perform a particular operation on the data stored in computer. Processor fetches an instruction from memory and decodes the bits to execute the instruction. Different computers may have their own instruction set. Maninder Kaur professormaninder@gmail.com www.eazynotes.com 2
  • 3. INSTRUCTION FORMAT Instruction code is divided into two parts namely operation code and address of data.  Operation code consisting group of bits to define an operation such as add, subtract, multiply etc. Maninder Kaur professormaninder@gmail.com www.eazynotes.com 3
  • 4. INSTRUCTION FORMAT In an instruction format:  First 12 bits (0-11) specify an address.  Next 3 bits specify operation code (opcode).  Left most bit specify the addressing mode I I = 0 for direct address I = 1 for indirect address Maninder Kaur professormaninder@gmail.com www.eazynotes.com 4
  • 5. TYPES OF INSTRUCTIONS The basic computer has three 16-bit instruction code formats: 1. Memory Reference Instructions 2. Register Reference Instructions 3. Input/Output Instructions Maninder Kaur professormaninder@gmail.com www.eazynotes.com 5
  • 6. Memory Reference Instructions In Memory reference instruction:  First 12 bits(0-11) specify an address.  Next 3 bits specify operation code (opcode).  Left most bit specify the addressing mode I I = 0 for direct address I = 1 for indirect address (Opcode = 000 through 111) Maninder Kaur professormaninder@gmail.com www.eazynotes.com 6
  • 7. Memory Reference Instructions In Memory reference instruction:  first 12 bits (0-11) specify an address.  The address field is denoted by three x’s (in hexadecimal notation) and is equivalent to 12-bit address.  The last mode bit of the instruction represents by symbol I.  When I = 0, the last four bits of an instruction have a hexadecimal digit equivalent from 0 to 6 since the last bit is zero (0).  When I = 1 the last four bits of an instruction have a hexadecimal digit equivalent from 8 to E since the last bit is one (1). Maninder Kaur professormaninder@gmail.com www.eazynotes.com 7
  • 8. Memory Reference Instructions Hexadecimal code Symbol I=0 I=1 Description AND 0xxx 8xxx AND memory word to AC ADD 1xxx 9xxx ADD memory word to AC LDA 2xxx Axxx LOAD Memory word to AC STA 3xxx Bxxx Store content of AC in memory BUN 4xxx Cxxx Branch unconditionally BSA 5xxx Dxxx Branch and save return address ISZ 6xxx Exxx Increment and Skip if zero Maninder Kaur professormaninder@gmail.com www.eazynotes.com 8
  • 9. Register Reference Instructions In Register Reference Instruction:  First 12 bits (0-11) specify the register operation.  The next three bits equals to 111 specify opcode.  The last mode bit of the instruction is 0.  Therefore, left most 4 bits are always 0111 which is equal to hexadecimal 7. Maninder Kaur professormaninder@gmail.com www.eazynotes.com 9
  • 10. Register Reference Instructions Symbol Hexadecimal code Description CLA 7800 Clear AC CLE 7400 Clear E CMA 7200 Complement AC CME 7100 Complement E CIR 7080 Circulate right AC and E CIL 7040 Circulate left AC and E INC 7020 Increment AC SPA 7010 Skip next instruction if AC positive SNA 7008 Skip next instruction is AC is negative SZA 7004 Skip next instruction is AC is 0 SZE 7002 Skip next instruction is E is 0 HLT 7001 Halt computer Maninder Kaur professormaninder@gmail.com www.eazynotes.com 10
  • 11. I/O Reference Instructions In I/O Reference Instruction:  First 12 bits (0-11) specify the I/O operation.  The next three bits equals to 111 specify opcode.  The last mode bit of the instruction is 1.  Therefore, left most 4 bits are always 1111 which is equal to hexadecimal F. Maninder Kaur professormaninder@gmail.com www.eazynotes.com 11
  • 12. I/O Reference Instructions Symbol Hexadecimal code Description INP F800 Input character to AC OUT F400 Output character from AC SKI F200 Skip on input flag SKO F100 Skip on Output flag ION F080 Interrupt on IOF F040 Interrupt off Maninder Kaur professormaninder@gmail.com www.eazynotes.com 12