SlideShare uma empresa Scribd logo
1 de 13
From Sand to Silicon
                                                            “Making of a Chip”
                                                                  Illustrations

                                                                                                            May 2009




    Copyright © 2009, Intel Corporation. All rights reserved.
    Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
1
The illustrations on the following foils are low
      resolution images that visually support the
      explanations of the individual steps.

      For publishing purposes there are high
      resolution JPEG files posted to the Intel website:
      www.intel.com/pressroom/kits/chipmaking

      Optionally high resolution TIFF images are
      available as well. Please request them from
      markus.weingartner@intel.com




    Copyright © 2009, Intel Corporation. All rights reserved.
    Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
2
Sand / Ingot




                                                        Melted Silicon –                                  Mono-crystal Silicon Ingot –
    Sand
                                                        scale: wafer level (~300mm / 12 inch)             scale: wafer level (~300mm / 12 inch)
    With about 25% (mass) Silicon is – after
    Oxygen – the second most frequent chemical          Silicon is purified in multiple steps to          An ingot has been produced from
    element in the earth’s crust. Sand –                finally reach semiconductor manufacturing         Electronic Grade Silicon. One ingot
    especially Quartz - has high percentages of         quality which is called Electronic Grade          weights about 100 kilograms (=220
    Silicon in the form of Silicon dioxide (SiO2)       Silicon. Electronic Grade Silicon may only        pounds) and has a Silicon purity of
    and is the base ingredient for semiconductor        have one alien atom every one billion             99.9999%.
    manufacturing.                                      Silicon atoms. In this picture you can see
                                                        how one big crystal is grown from the
                                                        purified silicon melt. The resulting mono
                                                        crystal is called Ingot.



        Copyright © 2009, Intel Corporation. All rights reserved.
        Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
3
Ingot / Wafer




                                                                                                Wafer –
                                                                                                scale: wafer level (~300mm / 12 inch)
                                                                                                The wafers are polished until they have
                                    Ingot Slicing –                                             flawless, mirror-smooth surfaces. Intel buys
                                    scale: wafer level (~300mm / 12 inch)                       those manufacturing ready wafers from
                                    The Ingot is cut into individual silicon discs              third party companies. Intel’s highly
                                    called wafers.                                              advanced 45nm High-K/Metal Gate process
                                                                                                uses wafers with a diameter of 300
                                                                                                millimeter (~12 inches). When Intel first
                                                                                                began making chips, the company printed
                                                                                                circuits on 2-inch (50mm) wafers. Now the
                                                                                                company uses 300mm wafers, resulting in
                                                                                                decreased costs per chip.



     Copyright © 2009, Intel Corporation. All rights reserved.
     Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
4
Photo Lithography




                                           Exposure –
                                           scale: wafer level (~300mm / 12 inch)
                                           The photo resist finish is exposed to ultra violet (UV)        Exposure –
Applying Photo Resist –                    light. The chemical reaction triggered by that process         scale: transistor level (~50-200nm)
scale: wafer level (~300mm / 12 inch)      step is similar to what happens to film material in a          Although usually hundreds of
The liquid (blue here) that’s poured       film camera the moment you press the shutter                   microprocessors are built on a single wafer,
onto the wafer while it spins is a photo   button. The photo resist finish that’s exposed to UV           this picture story will only focus on a small
resist finish similar as the one known     light will become soluble. The exposure is done using          piece of a microprocessor from now on – on
from film photography. The wafer           masks that act like stencils in this process step. When        a transistor or parts thereof. A transistor
spins during this step to allow very       used with UV light, masks create the various circuit           acts as a switch, controlling the flow of
thin and even application of this photo    patterns on each layer of the microprocessor. A lens           electrical current in a computer chip. Intel
resist layer.                              (middle) reduces the mask’s image. So what gets                researchers have developed transistors so
                                           printed on the wafer is typically four times smaller           small that about 30 million of them could fit
                                           linearly than the mask’s pattern.                              on the head of a pin.



         Copyright © 2009, Intel Corporation. All rights reserved.
         Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
5
Etching




    Washing off of Photo Resist –                     Etching –                                           Removing Photo Resist –
    scale: transistor level (~50-200nm)               scale: transistor level (~50-200nm)                 scale: transistor level (~50-200nm)
    The gooey photo resist is completely              The photo resist is protecting material
    dissolved by a solvent. This reveals a                                                                After the etching the photo resist is
                                                      that should not be etched away. Revealed            removed and the desired shape becomes
    pattern of photo resist made by the               material will be etched away with
    mask.                                                                                                 visible.
                                                      chemicals.




        Copyright © 2009, Intel Corporation. All rights reserved.
        Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
6
Ion Implantation




    Applying Photo Resist –                        Ion Implantation –
                                                                                                                  Removing Photo Resist –
    scale: transistor level (~50-200nm)            scale: transistor level (~50-200nm)
                                                                                                                  scale: transistor level (~50-200nm)
    There’s photo resist (blue color)              Through a process called ion implantation (one
                                                                                                                  After the ion implantation the photo
    applied, exposed and exposed photo             form of a process called doping), the exposed
                                                                                                                  resist will be removed and the material
    resist is being washed off before the          areas of the silicon wafer are bombarded with
                                                                                                                  that should have been doped (green)
    next step. The photo resist will protect       various chemical impurities called Ions. Ions are
                                                                                                                  has alien atoms implanted now (notice
    material that should not get ions              implanted in the silicon wafer to alter the way
                                                                                                                  slight variations in color)
    implanted.                                     silicon in these areas conducts electricity. Ions are
                                                   shot onto the surface of the wafer at very high
                                                   speed. An electrical field accelerates the ions to a
                                                   speed of over 300,000 km/h (~185,000 mph)



          Copyright © 2009, Intel Corporation. All rights reserved.
          Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
7
Metal Deposition




                                                        Electroplating –
    Ready Transistor –
                                                        scale: transistor level (~50-200nm)                 After Electroplating –
    scale: transistor level (~50-200nm)
                                                        The wafers are put into a copper sulphate           scale: transistor level (~50-200nm)
    This transistor is close to being finished.
                                                        solution as this stage. The copper ions are         On the wafer surface the copper ions
    Three holes have been etched into the
                                                        deposited onto the transistor thru a                settle as a thin layer of copper.
    insulation layer (magenta color) above
                                                        process called electroplating. The copper
    the transistor. These three holes will be
                                                        ions travel from the positive terminal
    filled with copper which will make up
                                                        (anode) to the negative terminal (cathode)
    the connections to other transistors.
                                                        which is represented by the wafer.




          Copyright © 2009, Intel Corporation. All rights reserved.
          Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
8
Metal Layers




     Polishing –
     scale: transistor level (~50-200nm)
     The excess material is polished off.                   Metal Layers – scale: transistor level (six transistors combined ~500nm)
                                                            Multiple metal layers are created to interconnect (think: wires) in between the
                                                            various transistors. How these connections have to be “wired” is determined by the
                                                            architecture and design teams that develop the functionality of the respective
                                                            processor (e.g. Intel® Core™ i7 Processor ). While computer chips look extremely flat,
                                                            they may actually have over 20 layers to form complex circuitry. If you look at a
                                                            magnified view of a chip, you will see an intricate network of circuit lines and
                                                            transistors that look like a futuristic, multi-layered highway system.



      Copyright © 2009, Intel Corporation. All rights reserved.
      Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
9
Wafer Sort Test / Slicing




     Wafer Sort Test –
                                                        Wafer Slicing –
     scale: die level (~10mm / ~0.5 inch)                                                                 Discarding faulty Dies –
                                                        scale: wafer level (~300mm / 12 inch)
     This fraction of a ready wafer is being                                                              scale: wafer level (~300mm / 12 inch)
                                                        The wafer is cut into pieces (called dies).
     put to a first functionality test. In this                                                           The dies that responded with the right
     stage test patterns are fed into every                                                               answer to the test pattern will be put
     single chip and the response from the                                                                forward for the next step (packaging).
     chip monitored and compared to “the
     right answer”.




        Copyright © 2009, Intel Corporation. All rights reserved.
        Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
10
Packaging




                                                      Packaging –
     Individual Die –                                                                                       Processor –
                                                      scale: package level (~20mm / ~1 inch)
     scale: die level (~10mm / ~0.5 inch)                                                                   scale: package level (~20mm / ~1 inch)
                                                      The substrate, the die and the
     This is an individual die which has been                                                               Completed processor (Intel® Core™ i7
                                                      heatspreader are put together to form a
     cut out in the previous step (slicing). The                                                            Processor in this case). A microprocessor
                                                      completed processor. The green substrate
     die shown here is a die of an Intel® Core™                                                             is the most complex manufactured
                                                      builds the electrical and mechanical
     i7 Processor .                                                                                         product on earth. In fact, it takes
                                                      interface for the processor to interact with
                                                                                                            hundreds of steps – only the most
                                                      the rest of the PC system. The silver
                                                                                                            important ones have been visualized in
                                                      heatspreader is a thermal interface where
                                                                                                            this picture story - in the world's cleanest
                                                      a cooling solution will be put on to. This will
                                                                                                            environment (a microprocessor fab) to
                                                      keep the processor cool during operation.
                                                                                                            make microprocessors.



          Copyright © 2009, Intel Corporation. All rights reserved.
          Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
11
Class Testing / Completed Processor




     Class Testing –                                   Binning –
     scale: package level (~20mm / ~1 inch)            scale: package level (~20mm / ~1 inch)               Retail Package –
     During this final test the processors will        Based on the test result of class testing            scale: package level (~20mm / ~1 inch)
     be tested for their key characteristics           processors with the same capabilities are            The readily manufactured and tested
     (among the tested characteristics are             put into the same transporting trays.                processors (again Intel® Core™ i7
     power dissipation and maximum                                                                          Processor is shown here) either go to
     frequency).                                                                                            system manufacturers in trays or into
                                                                                                            retail stores in a box such as that shown
                                                                                                            here.




          Copyright © 2009, Intel Corporation. All rights reserved.
          Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
12
Copyright © 2009, Intel Corporation. All rights reserved.
     Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries.
13

Mais conteúdo relacionado

Semelhante a From Sand to Silicon: Making of a Chip Illustrated Process

Intel proccessor manufacturing
Intel proccessor manufacturingIntel proccessor manufacturing
Intel proccessor manufacturingTirtha Mal
 
intel PDF 32nm Technology Update Mark Bohr
intel  PDF  	32nm Technology Update Mark Bohrintel  PDF  	32nm Technology Update Mark Bohr
intel PDF 32nm Technology Update Mark Bohrfinance6
 
Cleanroom air-ionization-in-a-nano-world-2
Cleanroom air-ionization-in-a-nano-world-2Cleanroom air-ionization-in-a-nano-world-2
Cleanroom air-ionization-in-a-nano-world-2TransformingTech
 
Fundamentals of-ic-chip-manufacturing-win974
Fundamentals of-ic-chip-manufacturing-win974Fundamentals of-ic-chip-manufacturing-win974
Fundamentals of-ic-chip-manufacturing-win974Suresh Biligiri
 
Touch screens displays semiconductor defense and consumer applications sapphi...
Touch screens displays semiconductor defense and consumer applications sapphi...Touch screens displays semiconductor defense and consumer applications sapphi...
Touch screens displays semiconductor defense and consumer applications sapphi...Yole Developpement
 
Stereolithography
StereolithographyStereolithography
Stereolithographyniklank96
 
Wafer cutting
Wafer cuttingWafer cutting
Wafer cuttingabhithapv
 
HOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILM
HOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILMHOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILM
HOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILMEva Glass
 
Lect2 up020 (100324)
Lect2 up020 (100324)Lect2 up020 (100324)
Lect2 up020 (100324)aicdesign
 
Integrated Circuits
Integrated CircuitsIntegrated Circuits
Integrated CircuitsANAND G
 
integrated circuit febrication
integrated circuit febricationintegrated circuit febrication
integrated circuit febricationsky lark
 
PCB Manufacturer, Domestic Circuit Board Production and Prototype
PCB Manufacturer, Domestic Circuit Board Production and PrototypePCB Manufacturer, Domestic Circuit Board Production and Prototype
PCB Manufacturer, Domestic Circuit Board Production and PrototypeDomestic PCB Fabrication
 
2020 schlegel company overview with audio
2020 schlegel company overview with audio2020 schlegel company overview with audio
2020 schlegel company overview with audioBill Houston
 
SGU - Material Science Part 5 [Special Subject_ Nano Material]
SGU - Material Science Part 5 [Special Subject_ Nano Material]SGU - Material Science Part 5 [Special Subject_ Nano Material]
SGU - Material Science Part 5 [Special Subject_ Nano Material]Hernanto Wiryomijoyo
 
Intel Chip , How do they do It
Intel Chip , How do they do ItIntel Chip , How do they do It
Intel Chip , How do they do Itparekhjigarh
 
High Performance Printed Circuit Boards - Lecture #2
High Performance Printed Circuit Boards - Lecture #2High Performance Printed Circuit Boards - Lecture #2
High Performance Printed Circuit Boards - Lecture #2Samsung Electro-Mechanics
 
Gazing Into The Void
Gazing Into The VoidGazing Into The Void
Gazing Into The VoidIan Phillips
 

Semelhante a From Sand to Silicon: Making of a Chip Illustrated Process (20)

Intel proccessor manufacturing
Intel proccessor manufacturingIntel proccessor manufacturing
Intel proccessor manufacturing
 
PCB MANUFACTURING
PCB MANUFACTURINGPCB MANUFACTURING
PCB MANUFACTURING
 
intel PDF 32nm Technology Update Mark Bohr
intel  PDF  	32nm Technology Update Mark Bohrintel  PDF  	32nm Technology Update Mark Bohr
intel PDF 32nm Technology Update Mark Bohr
 
Cleanroom air-ionization-in-a-nano-world-2
Cleanroom air-ionization-in-a-nano-world-2Cleanroom air-ionization-in-a-nano-world-2
Cleanroom air-ionization-in-a-nano-world-2
 
Fundamentals of-ic-chip-manufacturing-win974
Fundamentals of-ic-chip-manufacturing-win974Fundamentals of-ic-chip-manufacturing-win974
Fundamentals of-ic-chip-manufacturing-win974
 
Touch screens displays semiconductor defense and consumer applications sapphi...
Touch screens displays semiconductor defense and consumer applications sapphi...Touch screens displays semiconductor defense and consumer applications sapphi...
Touch screens displays semiconductor defense and consumer applications sapphi...
 
Stereolithography
StereolithographyStereolithography
Stereolithography
 
Wafer cutting
Wafer cuttingWafer cutting
Wafer cutting
 
HOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILM
HOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILMHOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILM
HOWTO INSTALL BUSBAR OF SMART GLASS PRIVACY FILM
 
Lect2 up020 (100324)
Lect2 up020 (100324)Lect2 up020 (100324)
Lect2 up020 (100324)
 
Integrated Circuits
Integrated CircuitsIntegrated Circuits
Integrated Circuits
 
integratedcircuits
integratedcircuitsintegratedcircuits
integratedcircuits
 
OLED SCREENS
OLED SCREENSOLED SCREENS
OLED SCREENS
 
integrated circuit febrication
integrated circuit febricationintegrated circuit febrication
integrated circuit febrication
 
PCB Manufacturer, Domestic Circuit Board Production and Prototype
PCB Manufacturer, Domestic Circuit Board Production and PrototypePCB Manufacturer, Domestic Circuit Board Production and Prototype
PCB Manufacturer, Domestic Circuit Board Production and Prototype
 
2020 schlegel company overview with audio
2020 schlegel company overview with audio2020 schlegel company overview with audio
2020 schlegel company overview with audio
 
SGU - Material Science Part 5 [Special Subject_ Nano Material]
SGU - Material Science Part 5 [Special Subject_ Nano Material]SGU - Material Science Part 5 [Special Subject_ Nano Material]
SGU - Material Science Part 5 [Special Subject_ Nano Material]
 
Intel Chip , How do they do It
Intel Chip , How do they do ItIntel Chip , How do they do It
Intel Chip , How do they do It
 
High Performance Printed Circuit Boards - Lecture #2
High Performance Printed Circuit Boards - Lecture #2High Performance Printed Circuit Boards - Lecture #2
High Performance Printed Circuit Boards - Lecture #2
 
Gazing Into The Void
Gazing Into The VoidGazing Into The Void
Gazing Into The Void
 

Último

DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsSergiu Bodiu
 
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage CostLeverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage CostZilliz
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024Lorenzo Miniero
 
The Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdfThe Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdfSeasiaInfotech2
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Wonjun Hwang
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebUiPathCommunity
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationSafe Software
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyAlfredo García Lavilla
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenHervé Boutemy
 
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsAI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsMemoori
 
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubUnleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubKalema Edgar
 
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024BookNet Canada
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupFlorian Wilhelm
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationSlibray Presentation
 
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time ClashPowerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clashcharlottematthew16
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024BookNet Canada
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsRizwan Syed
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek SchlawackFwdays
 

Último (20)

DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
 
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage CostLeverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
Leverage Zilliz Serverless - Up to 50X Saving for Your Vector Storage Cost
 
SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024SIP trunking in Janus @ Kamailio World 2024
SIP trunking in Janus @ Kamailio World 2024
 
The Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdfThe Future of Software Development - Devin AI Innovative Approach.pdf
The Future of Software Development - Devin AI Innovative Approach.pdf
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
 
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry InnovationBeyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
Beyond Boundaries: Leveraging No-Code Solutions for Industry Innovation
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easy
 
DevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache MavenDevoxxFR 2024 Reproducible Builds with Apache Maven
DevoxxFR 2024 Reproducible Builds with Apache Maven
 
AI as an Interface for Commercial Buildings
AI as an Interface for Commercial BuildingsAI as an Interface for Commercial Buildings
AI as an Interface for Commercial Buildings
 
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubUnleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding Club
 
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project Setup
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
 
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time ClashPowerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clash
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
 
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptxE-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
 

From Sand to Silicon: Making of a Chip Illustrated Process

  • 1. From Sand to Silicon “Making of a Chip” Illustrations May 2009 Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 1
  • 2. The illustrations on the following foils are low resolution images that visually support the explanations of the individual steps. For publishing purposes there are high resolution JPEG files posted to the Intel website: www.intel.com/pressroom/kits/chipmaking Optionally high resolution TIFF images are available as well. Please request them from markus.weingartner@intel.com Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 2
  • 3. Sand / Ingot Melted Silicon – Mono-crystal Silicon Ingot – Sand scale: wafer level (~300mm / 12 inch) scale: wafer level (~300mm / 12 inch) With about 25% (mass) Silicon is – after Oxygen – the second most frequent chemical Silicon is purified in multiple steps to An ingot has been produced from element in the earth’s crust. Sand – finally reach semiconductor manufacturing Electronic Grade Silicon. One ingot especially Quartz - has high percentages of quality which is called Electronic Grade weights about 100 kilograms (=220 Silicon in the form of Silicon dioxide (SiO2) Silicon. Electronic Grade Silicon may only pounds) and has a Silicon purity of and is the base ingredient for semiconductor have one alien atom every one billion 99.9999%. manufacturing. Silicon atoms. In this picture you can see how one big crystal is grown from the purified silicon melt. The resulting mono crystal is called Ingot. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 3
  • 4. Ingot / Wafer Wafer – scale: wafer level (~300mm / 12 inch) The wafers are polished until they have Ingot Slicing – flawless, mirror-smooth surfaces. Intel buys scale: wafer level (~300mm / 12 inch) those manufacturing ready wafers from The Ingot is cut into individual silicon discs third party companies. Intel’s highly called wafers. advanced 45nm High-K/Metal Gate process uses wafers with a diameter of 300 millimeter (~12 inches). When Intel first began making chips, the company printed circuits on 2-inch (50mm) wafers. Now the company uses 300mm wafers, resulting in decreased costs per chip. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 4
  • 5. Photo Lithography Exposure – scale: wafer level (~300mm / 12 inch) The photo resist finish is exposed to ultra violet (UV) Exposure – Applying Photo Resist – light. The chemical reaction triggered by that process scale: transistor level (~50-200nm) scale: wafer level (~300mm / 12 inch) step is similar to what happens to film material in a Although usually hundreds of The liquid (blue here) that’s poured film camera the moment you press the shutter microprocessors are built on a single wafer, onto the wafer while it spins is a photo button. The photo resist finish that’s exposed to UV this picture story will only focus on a small resist finish similar as the one known light will become soluble. The exposure is done using piece of a microprocessor from now on – on from film photography. The wafer masks that act like stencils in this process step. When a transistor or parts thereof. A transistor spins during this step to allow very used with UV light, masks create the various circuit acts as a switch, controlling the flow of thin and even application of this photo patterns on each layer of the microprocessor. A lens electrical current in a computer chip. Intel resist layer. (middle) reduces the mask’s image. So what gets researchers have developed transistors so printed on the wafer is typically four times smaller small that about 30 million of them could fit linearly than the mask’s pattern. on the head of a pin. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 5
  • 6. Etching Washing off of Photo Resist – Etching – Removing Photo Resist – scale: transistor level (~50-200nm) scale: transistor level (~50-200nm) scale: transistor level (~50-200nm) The gooey photo resist is completely The photo resist is protecting material dissolved by a solvent. This reveals a After the etching the photo resist is that should not be etched away. Revealed removed and the desired shape becomes pattern of photo resist made by the material will be etched away with mask. visible. chemicals. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 6
  • 7. Ion Implantation Applying Photo Resist – Ion Implantation – Removing Photo Resist – scale: transistor level (~50-200nm) scale: transistor level (~50-200nm) scale: transistor level (~50-200nm) There’s photo resist (blue color) Through a process called ion implantation (one After the ion implantation the photo applied, exposed and exposed photo form of a process called doping), the exposed resist will be removed and the material resist is being washed off before the areas of the silicon wafer are bombarded with that should have been doped (green) next step. The photo resist will protect various chemical impurities called Ions. Ions are has alien atoms implanted now (notice material that should not get ions implanted in the silicon wafer to alter the way slight variations in color) implanted. silicon in these areas conducts electricity. Ions are shot onto the surface of the wafer at very high speed. An electrical field accelerates the ions to a speed of over 300,000 km/h (~185,000 mph) Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 7
  • 8. Metal Deposition Electroplating – Ready Transistor – scale: transistor level (~50-200nm) After Electroplating – scale: transistor level (~50-200nm) The wafers are put into a copper sulphate scale: transistor level (~50-200nm) This transistor is close to being finished. solution as this stage. The copper ions are On the wafer surface the copper ions Three holes have been etched into the deposited onto the transistor thru a settle as a thin layer of copper. insulation layer (magenta color) above process called electroplating. The copper the transistor. These three holes will be ions travel from the positive terminal filled with copper which will make up (anode) to the negative terminal (cathode) the connections to other transistors. which is represented by the wafer. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 8
  • 9. Metal Layers Polishing – scale: transistor level (~50-200nm) The excess material is polished off. Metal Layers – scale: transistor level (six transistors combined ~500nm) Multiple metal layers are created to interconnect (think: wires) in between the various transistors. How these connections have to be “wired” is determined by the architecture and design teams that develop the functionality of the respective processor (e.g. Intel® Core™ i7 Processor ). While computer chips look extremely flat, they may actually have over 20 layers to form complex circuitry. If you look at a magnified view of a chip, you will see an intricate network of circuit lines and transistors that look like a futuristic, multi-layered highway system. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 9
  • 10. Wafer Sort Test / Slicing Wafer Sort Test – Wafer Slicing – scale: die level (~10mm / ~0.5 inch) Discarding faulty Dies – scale: wafer level (~300mm / 12 inch) This fraction of a ready wafer is being scale: wafer level (~300mm / 12 inch) The wafer is cut into pieces (called dies). put to a first functionality test. In this The dies that responded with the right stage test patterns are fed into every answer to the test pattern will be put single chip and the response from the forward for the next step (packaging). chip monitored and compared to “the right answer”. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 10
  • 11. Packaging Packaging – Individual Die – Processor – scale: package level (~20mm / ~1 inch) scale: die level (~10mm / ~0.5 inch) scale: package level (~20mm / ~1 inch) The substrate, the die and the This is an individual die which has been Completed processor (Intel® Core™ i7 heatspreader are put together to form a cut out in the previous step (slicing). The Processor in this case). A microprocessor completed processor. The green substrate die shown here is a die of an Intel® Core™ is the most complex manufactured builds the electrical and mechanical i7 Processor . product on earth. In fact, it takes interface for the processor to interact with hundreds of steps – only the most the rest of the PC system. The silver important ones have been visualized in heatspreader is a thermal interface where this picture story - in the world's cleanest a cooling solution will be put on to. This will environment (a microprocessor fab) to keep the processor cool during operation. make microprocessors. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 11
  • 12. Class Testing / Completed Processor Class Testing – Binning – scale: package level (~20mm / ~1 inch) scale: package level (~20mm / ~1 inch) Retail Package – During this final test the processors will Based on the test result of class testing scale: package level (~20mm / ~1 inch) be tested for their key characteristics processors with the same capabilities are The readily manufactured and tested (among the tested characteristics are put into the same transporting trays. processors (again Intel® Core™ i7 power dissipation and maximum Processor is shown here) either go to frequency). system manufacturers in trays or into retail stores in a box such as that shown here. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 12
  • 13. Copyright © 2009, Intel Corporation. All rights reserved. Intel, Intel logo and Intel Core are trademarks of Intel Corporation in the U.S. and other countries. 13