SlideShare uma empresa Scribd logo
1 de 7
Review of Basics of Digital Electronics 1 Lecture 1
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Overview
Introduction
Logic Gates
Flip Flops
Registers
Counters
Multiplexer/ Demultiplexer
Decoder/ Encoder
Review of Basics of Digital Electronics 2 Lecture 1
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Introduction
Digital Computer
A computer that stores data in terms of digits (numbers)
and proceeds in discrete steps from one state to the next
Binary digits
The states of a digital computer typically involve binary
digits. A binary digit is called a bit
RAM
CPU
O/P
Device
I/P
Device
IOP
Block diagram of a digital computer
Review of Basics of Digital Electronics 3 Lecture 1
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Logic Gates
A
X X = (A + B)’
B
Name Symbol Function Truth Table
AND
A X = A • B
X or
B X = AB
0 0 0
0 1 0
1 0 0
1 1 1
0 0 0
0 1 1
1 0 1
1 1 1
OR
A
X X = A + B
B
I A X X = A
0 1
1 0
Buffer A X X = A
A X
0 0
1 1
NAND
A
X X = (AB)’
B
0 0 1
0 1 1
1 0 1
1 1 0
NOR
0 0 1
0 1 0
1 0 0
1 1 0
XOR
Exclusive OR
A X = A  B
X or
B X = A’B + AB’
0 0 0
0 1 1
1 0 1
1 1 0
A X = (A  B)’
X or
B X = A’B’+ AB
0 0 1
0 1 0
1 0 0
1 1 1
XNOR
Exclusive NOR
or Equivalence
A B X
A B X
A X
A B X
A B X
A B X
A B X
Review of Basics of Digital Electronics 4 Lecture 1
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Flip Flops
Characteristics
- 2 stable states
- Memory capability
- Operation is specified by a Characteristic Table
The Storage elements employed in clocked sequential circuits,
capable of storing one bit of information, are called Flip Flops
The most common types of flip flops are
SR (Set Reset)
D (Data)
JK
T (Toggle)
Review of Basics of Digital Electronics 5 Lecture 1
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Clocked Flip Flops
In a large digital system with many flip flops, operations of
individual flip flops are required to be synchronized to a clock
pulse. Otherwise, the operations of the system may be
unpredictable.
S Q
c
R Q’
S Q
c
R Q’
Clock pulse allows the flip flop to change state only when there is a
clock pulse appearing at the c terminal (as shown in fig).
Edge Triggered Flip Flops
operates when operates when
clock is high clock is low
State transition occurs at the rising edge or falling edge of the clock pulse
Review of Basics of Digital Electronics 6 Lecture 1
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
S Q
c
R Q’
S R Q(t+1)
0 0 Q(t)
0 1 0
1 0 1
1 1 indeterminate
(forbidden)
Flip Flop GraphicalSymbol Characteristic Table
SR (Set
Reset)
D (Data)
D Q(t+1)
0 0
1 1
J Q
C
K Q'
Flip Flops
Review of Basics of Digital Electronics 7 Lecture 1
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
J Q
c
R Q’
S R Q(t+1)
0 0 Q(t)
0 1 0
1 0 1
1 1 indeterminate
(forbidden)
Flip Flop GraphicalSymbol Characteristic Table
J-K
T (Toggle)
T Q
c
T Q(t+1)
0 Q(t)
1 Q’(t)
J Q
C
K Q'
J K Q(t+1)
0 0 Q(t)
0 1 0
1 0 1
1 1 Q’(t)
Flip Flops

Mais conteúdo relacionado

Mais procurados

Shift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaShift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaPir Sarfraz Ahmed
 
Lecture 06 pic programming in c
Lecture 06 pic programming in cLecture 06 pic programming in c
Lecture 06 pic programming in cVajira Thambawita
 
Design and implementation of low power
Design and implementation of low powerDesign and implementation of low power
Design and implementation of low powerSurendra Bommavarapu
 
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...IRJET Journal
 
Enrichment towards the design of efficient 4 bit reversible subtractor 2
Enrichment towards the design of efficient 4 bit reversible subtractor 2Enrichment towards the design of efficient 4 bit reversible subtractor 2
Enrichment towards the design of efficient 4 bit reversible subtractor 2IAEME Publication
 
implementation and design of 32-bit adder
implementation and design of 32-bit adderimplementation and design of 32-bit adder
implementation and design of 32-bit adderveereshwararao
 
Fluke 173x hand on final, Milano meeting
Fluke 173x hand on final, Milano meetingFluke 173x hand on final, Milano meeting
Fluke 173x hand on final, Milano meetingKarol Bielecki
 
VLSI Final Design Project
VLSI Final Design ProjectVLSI Final Design Project
VLSI Final Design ProjectVignesh Ganesan
 
Siemens s7 plc shift register instructions (shrb) plc ladder logic
Siemens s7 plc shift register instructions (shrb) plc ladder logicSiemens s7 plc shift register instructions (shrb) plc ladder logic
Siemens s7 plc shift register instructions (shrb) plc ladder logicarco zhang
 
ALU project(segma team)
ALU project(segma team)ALU project(segma team)
ALU project(segma team)Mohamed Seif
 
Vlsi project presentation
Vlsi project presentationVlsi project presentation
Vlsi project presentationmdaman89
 
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...IJRES Journal
 
Doing the Software Right vs. Doing the Right Software
Doing the Software Right vs. Doing the Right SoftwareDoing the Software Right vs. Doing the Right Software
Doing the Software Right vs. Doing the Right SoftwareGlobalLogic Ukraine
 
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shiftersA Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifterssvrohith 9
 

Mais procurados (19)

Shift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkanaShift Microoperations by Pir Sarfraz RSDT larkana
Shift Microoperations by Pir Sarfraz RSDT larkana
 
Lecture 06 pic programming in c
Lecture 06 pic programming in cLecture 06 pic programming in c
Lecture 06 pic programming in c
 
Design and implementation of low power
Design and implementation of low powerDesign and implementation of low power
Design and implementation of low power
 
Cadancesimulation
CadancesimulationCadancesimulation
Cadancesimulation
 
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
Low Power Area Efficient Arithmetic and Logical Control Unit Using Reversible...
 
Enrichment towards the design of efficient 4 bit reversible subtractor 2
Enrichment towards the design of efficient 4 bit reversible subtractor 2Enrichment towards the design of efficient 4 bit reversible subtractor 2
Enrichment towards the design of efficient 4 bit reversible subtractor 2
 
implementation and design of 32-bit adder
implementation and design of 32-bit adderimplementation and design of 32-bit adder
implementation and design of 32-bit adder
 
[IJET-V1I3P5] Authors :Dushyant Kumar Soni, Ashish Hiradhar
[IJET-V1I3P5] Authors :Dushyant Kumar Soni, Ashish Hiradhar[IJET-V1I3P5] Authors :Dushyant Kumar Soni, Ashish Hiradhar
[IJET-V1I3P5] Authors :Dushyant Kumar Soni, Ashish Hiradhar
 
Fluke 173x hand on final, Milano meeting
Fluke 173x hand on final, Milano meetingFluke 173x hand on final, Milano meeting
Fluke 173x hand on final, Milano meeting
 
VLSI Final Design Project
VLSI Final Design ProjectVLSI Final Design Project
VLSI Final Design Project
 
Siemens s7 plc shift register instructions (shrb) plc ladder logic
Siemens s7 plc shift register instructions (shrb) plc ladder logicSiemens s7 plc shift register instructions (shrb) plc ladder logic
Siemens s7 plc shift register instructions (shrb) plc ladder logic
 
Microprocessors
Microprocessors Microprocessors
Microprocessors
 
ALU project(segma team)
ALU project(segma team)ALU project(segma team)
ALU project(segma team)
 
Vlsi project presentation
Vlsi project presentationVlsi project presentation
Vlsi project presentation
 
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
Analysis of Power Optimization of Serial Communication Protocol-Memory–Switch...
 
Doing the Software Right vs. Doing the Right Software
Doing the Software Right vs. Doing the Right SoftwareDoing the Software Right vs. Doing the Right Software
Doing the Software Right vs. Doing the Right Software
 
A Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shiftersA Computers Architecture project on Barrel shifters
A Computers Architecture project on Barrel shifters
 
8 Bit A L U
8 Bit  A L U8 Bit  A L U
8 Bit A L U
 
Vlsi ieee 2014 be, b.tech_completed list(m)
Vlsi ieee 2014 be, b.tech_completed list(m)Vlsi ieee 2014 be, b.tech_completed list(m)
Vlsi ieee 2014 be, b.tech_completed list(m)
 

Semelhante a Lecture 1

Digital logic and microprocessors
Digital logic and microprocessorsDigital logic and microprocessors
Digital logic and microprocessorsMilind Pelagade
 
Sequential and combinational alu
Sequential and combinational alu Sequential and combinational alu
Sequential and combinational alu Piyush Rochwani
 
Programmable logic controllers
Programmable logic controllersProgrammable logic controllers
Programmable logic controllersphotoshop
 
5th unit Microprocessor 8085
5th unit Microprocessor 80855th unit Microprocessor 8085
5th unit Microprocessor 8085Mani Afranzio
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuitsAmrutaMehata
 
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops counter using 4 master slave flip-flops
counter using 4 master slave flip-flops ZunAib Ali
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptxMukulThory1
 
Plc example presentation
Plc example presentationPlc example presentation
Plc example presentationRoshit Kadiru
 
8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOT8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOTKarl Radestam
 
Basic computer organisation design
Basic computer organisation designBasic computer organisation design
Basic computer organisation designSanjeev Patel
 
nand2tetris 舊版投影片 -- 第三章 循序邏輯
nand2tetris 舊版投影片 -- 第三章 循序邏輯nand2tetris 舊版投影片 -- 第三章 循序邏輯
nand2tetris 舊版投影片 -- 第三章 循序邏輯鍾誠 陳鍾誠
 

Semelhante a Lecture 1 (20)

Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
 
Digital logic and microprocessors
Digital logic and microprocessorsDigital logic and microprocessors
Digital logic and microprocessors
 
Lecture 6
Lecture 6Lecture 6
Lecture 6
 
Sequential and combinational alu
Sequential and combinational alu Sequential and combinational alu
Sequential and combinational alu
 
Programmable logic controllers
Programmable logic controllersProgrammable logic controllers
Programmable logic controllers
 
Flip Flops
Flip FlopsFlip Flops
Flip Flops
 
5th unit Microprocessor 8085
5th unit Microprocessor 80855th unit Microprocessor 8085
5th unit Microprocessor 8085
 
Csa chapter 2
Csa  chapter 2Csa  chapter 2
Csa chapter 2
 
Unit 4 sequential circuits
Unit 4  sequential circuitsUnit 4  sequential circuits
Unit 4 sequential circuits
 
counter using 4 master slave flip-flops
counter using 4 master slave flip-flops counter using 4 master slave flip-flops
counter using 4 master slave flip-flops
 
De EE unit-3.pptx
De EE unit-3.pptxDe EE unit-3.pptx
De EE unit-3.pptx
 
Plc example presentation
Plc example presentationPlc example presentation
Plc example presentation
 
8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOT8. Kevin Stanton-report PSUBOT
8. Kevin Stanton-report PSUBOT
 
Unit 4 - PLC.pptx
Unit 4 - PLC.pptxUnit 4 - PLC.pptx
Unit 4 - PLC.pptx
 
Basic computer organisation design
Basic computer organisation designBasic computer organisation design
Basic computer organisation design
 
Dsp Datapath
Dsp DatapathDsp Datapath
Dsp Datapath
 
nand2tetris 舊版投影片 -- 第三章 循序邏輯
nand2tetris 舊版投影片 -- 第三章 循序邏輯nand2tetris 舊版投影片 -- 第三章 循序邏輯
nand2tetris 舊版投影片 -- 第三章 循序邏輯
 
ie450pp10.ppt
ie450pp10.pptie450pp10.ppt
ie450pp10.ppt
 
ie450pp10.ppt
ie450pp10.pptie450pp10.ppt
ie450pp10.ppt
 
PLC.ppt
PLC.pptPLC.ppt
PLC.ppt
 

Mais de RahulRathi94 (20)

Lecture 47
Lecture 47Lecture 47
Lecture 47
 
Lecture 46
Lecture 46Lecture 46
Lecture 46
 
Lecture 44
Lecture 44Lecture 44
Lecture 44
 
Lecture 43
Lecture 43Lecture 43
Lecture 43
 
Lecture 42
Lecture 42Lecture 42
Lecture 42
 
Lecture 41
Lecture 41Lecture 41
Lecture 41
 
Lecture 40
Lecture 40Lecture 40
Lecture 40
 
Lecture 39
Lecture 39Lecture 39
Lecture 39
 
Lecture 38
Lecture 38Lecture 38
Lecture 38
 
Lecture 37
Lecture 37Lecture 37
Lecture 37
 
Lecture 36
Lecture 36Lecture 36
Lecture 36
 
Lecture 35
Lecture 35Lecture 35
Lecture 35
 
Lecture 34
Lecture 34Lecture 34
Lecture 34
 
Lecture 28
Lecture 28Lecture 28
Lecture 28
 
Lecture 27
Lecture 27Lecture 27
Lecture 27
 
Lecture 26
Lecture 26Lecture 26
Lecture 26
 
Lecture 25
Lecture 25Lecture 25
Lecture 25
 
Lecture 24
Lecture 24Lecture 24
Lecture 24
 
Lecture 23
Lecture 23Lecture 23
Lecture 23
 
Lecture 22
Lecture 22Lecture 22
Lecture 22
 

Último

Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...apidays
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc
 
ICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesrafiqahmad00786416
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...DianaGray10
 
FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024The Digital Insurer
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...apidays
 
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc
 
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu SubbuApidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbuapidays
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerThousandEyes
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoffsammart93
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherRemote DBA Services
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...Martijn de Jong
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProduct Anonymous
 
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot ModelNavi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot ModelDeepika Singh
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobeapidays
 
AXA XL - Insurer Innovation Award Americas 2024
AXA XL - Insurer Innovation Award Americas 2024AXA XL - Insurer Innovation Award Americas 2024
AXA XL - Insurer Innovation Award Americas 2024The Digital Insurer
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MIND CTI
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century educationjfdjdjcjdnsjd
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native ApplicationsWSO2
 

Último (20)

Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
ICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesICT role in 21st century education and its challenges
ICT role in 21st century education and its challenges
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
 
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu SubbuApidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
Apidays Singapore 2024 - Modernizing Securities Finance by Madhu Subbu
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
 
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot ModelNavi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
AXA XL - Insurer Innovation Award Americas 2024
AXA XL - Insurer Innovation Award Americas 2024AXA XL - Insurer Innovation Award Americas 2024
AXA XL - Insurer Innovation Award Americas 2024
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 

Lecture 1

  • 1. Review of Basics of Digital Electronics 1 Lecture 1 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Overview Introduction Logic Gates Flip Flops Registers Counters Multiplexer/ Demultiplexer Decoder/ Encoder
  • 2. Review of Basics of Digital Electronics 2 Lecture 1 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Introduction Digital Computer A computer that stores data in terms of digits (numbers) and proceeds in discrete steps from one state to the next Binary digits The states of a digital computer typically involve binary digits. A binary digit is called a bit RAM CPU O/P Device I/P Device IOP Block diagram of a digital computer
  • 3. Review of Basics of Digital Electronics 3 Lecture 1 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Logic Gates A X X = (A + B)’ B Name Symbol Function Truth Table AND A X = A • B X or B X = AB 0 0 0 0 1 0 1 0 0 1 1 1 0 0 0 0 1 1 1 0 1 1 1 1 OR A X X = A + B B I A X X = A 0 1 1 0 Buffer A X X = A A X 0 0 1 1 NAND A X X = (AB)’ B 0 0 1 0 1 1 1 0 1 1 1 0 NOR 0 0 1 0 1 0 1 0 0 1 1 0 XOR Exclusive OR A X = A  B X or B X = A’B + AB’ 0 0 0 0 1 1 1 0 1 1 1 0 A X = (A  B)’ X or B X = A’B’+ AB 0 0 1 0 1 0 1 0 0 1 1 1 XNOR Exclusive NOR or Equivalence A B X A B X A X A B X A B X A B X A B X
  • 4. Review of Basics of Digital Electronics 4 Lecture 1 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Flip Flops Characteristics - 2 stable states - Memory capability - Operation is specified by a Characteristic Table The Storage elements employed in clocked sequential circuits, capable of storing one bit of information, are called Flip Flops The most common types of flip flops are SR (Set Reset) D (Data) JK T (Toggle)
  • 5. Review of Basics of Digital Electronics 5 Lecture 1 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Clocked Flip Flops In a large digital system with many flip flops, operations of individual flip flops are required to be synchronized to a clock pulse. Otherwise, the operations of the system may be unpredictable. S Q c R Q’ S Q c R Q’ Clock pulse allows the flip flop to change state only when there is a clock pulse appearing at the c terminal (as shown in fig). Edge Triggered Flip Flops operates when operates when clock is high clock is low State transition occurs at the rising edge or falling edge of the clock pulse
  • 6. Review of Basics of Digital Electronics 6 Lecture 1 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT S Q c R Q’ S R Q(t+1) 0 0 Q(t) 0 1 0 1 0 1 1 1 indeterminate (forbidden) Flip Flop GraphicalSymbol Characteristic Table SR (Set Reset) D (Data) D Q(t+1) 0 0 1 1 J Q C K Q' Flip Flops
  • 7. Review of Basics of Digital Electronics 7 Lecture 1 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT J Q c R Q’ S R Q(t+1) 0 0 Q(t) 0 1 0 1 0 1 1 1 indeterminate (forbidden) Flip Flop GraphicalSymbol Characteristic Table J-K T (Toggle) T Q c T Q(t+1) 0 Q(t) 1 Q’(t) J Q C K Q' J K Q(t+1) 0 0 Q(t) 0 1 0 1 0 1 1 1 Q’(t) Flip Flops