SlideShare uma empresa Scribd logo
1 de 34
Baixar para ler offline
Entenda de onde
vem toda a potência do
Intel® Xeon Phi™
Luciano Palma
Community Manager – Servers & HPC
Intel Software do Brasil
Luciano.Palma@intel.com
Por que Programação Paralela é Importante?
Pesquisa
Científica

Competitividade
na Indústria

Modelagem de
Clima/Tempo

Pesquisa Farmacêutica
Análises Financeiras

Imagens Médicas

CAD/manufatura

Exploração de Energia

Criação de Conteúdo Digital

Simulações

Projeto de novos Produtos
Segurança Nacional
Corrida Computacional

Segurança
Nacional

Desempenho Computacional
Total por país

Maiores Desafios  Maior Complexidade Computacional…
… mantendo um “orçamento energético” realista
A Capacidade Computacional evoluiu.
O Software não acompanhou.
A densidade de transistores continua aumentando, mas…
… o aumento da velocidade (clock) não
A grande maioria dos PCs vendidos são multi-core, mas…
… muitos programas / cargas ainda não tiram proveito
do paralelismo possível
O Processamento Paralelo é chave para obter
o máximo
desempenho
possível
Computação Serial vs. Paralela
Serialização





for (i=0; i< num_sites; ++i) {
search (searchphrase, website[i]);
}

Faz Sentido!
Fácil para fazer “debug”
Determinístico
No entanto…
… aplicações serializadas não maximizam o desempenho de saída
(output) e não evoluirão no tempo com o avanço das tecnologias

Paralelização – dá para fazer?!

parallel_for (i=0; i< num_sites; ++i) {
 Depende da quantidade de trabalho search (searchphrase, website[i]);
}
a realizar e da habilidade

de dividir a tarefa
 É necessário entender a entrada (input), saída (output)
e suas dependências
Dividindo o trabalho…
Decomposição de Tarefas:
Executa diferentes funções do
programa em paralelo.
Limitada escalabilidade, portanto
precisamos de…

Decomposição de Dados:
Dados são separados em blocos e
cada bloco é processado em uma
task diferente.
A divisão (splitting) pode ser
contínua, recursiva.
Maiores conjuntos de dados 
mais tasks
O Paralelismo cresce à medida que
o tamanho do problema cresce

#pragma omp parallel shared(data, ans1, ans2)
{
#pragma omp sections
{
#pragma omp section
ans1=do_this(data);
#pragma omp section
ans2=do_that(data);
}
}
#pragma omp parallel_for shared(data, ans1)
private(i)
for(i=0; i<N; i++) {
ans1(i) = do_this(data(i));
}
#pragma omp parallel_for shared(data, ans2)
private(i)
for(i=0; i<N; i++) {
ans2(i) = do_that(data(i));
}
Técnicas de Programação Paralela:
Como dividir o trabalho entre sistemas?

É possível utilizar Threads (OpenMP, TBB, Cilk, pthreads…) ou
Processos (MPI, process fork..) para programar em paralelo
Modelo de Memória Compartilhada
 Único espaço de memória utilizado por múltiplos processadores
 Espaço de endereçamento unificado
 Simples para trabalhar, mas requer cuidado para evitar condições de corrida
(“race conditions”) quando existe dependência entre eventos

Passagem de Mensagens
 Comunicação entre processos
 Pode demandar mais trabalho para implementar
 Menos “race conditions” porque as mensagens podem forçar o sincronismo
“Race conditions”
acontecem quando processos ou
threads separados modificam ou
dependem das mesmas coisas…
Isso é notavelmente difícil de
“debugar”!
Exemplo de uso
OpenMP – Cálculo de π
Cálculo de π – Teoria
π pode ser calculado através da integral abaixo
1

π = ∫ f(x) * dx = 4 / (1 + x2) * dx = 3.141592654...
0
Cálculo de π – Primeira Aproximação
Valor grosseiramente aproximado de π

π = 4 / (1 + 0,52) * 1 = 4 / 1,25  π = 3,2
Cálculo de π – Segunda Aproximação
Com mais aproximações, o valor de π tende ao valor teórico

f(0,25) = 3,735; f(0,75) = 2,572  π = 3,153

3,735 * 0,5
= 1,867

2,572 * 0,5
= 1,286
2,102 * 0,1 = 0,210

2,322 * 0,1 = 0,232

2,560 * 0,1 = 0,256

2,812 * 0,1 = 0,281

3,071 * 0,1 = 0,397

3,326 * 0,1 = 0,333

3,563 * 0,1 = 0,356

3,765 * 0,1 = 0,376

3,912 * 0,1 = 0,391

3,990 * 0,1 = 0,399

Cálculo de π – Aumentando os intervalos…

Quanto mais intervalos, maior a precisão do cálculo

Aproximação com 10 intervalos  π = 3,1424
3,326 * 0,1 = 0,333

3,563 * 0,1 = 0,356

2,102 * 0,1 = 0,210
2,102 * 0,1 = 0,210

PI = 3,1424

2,102 * 0,1 = 0,210

Thread

2,322 * 0,1 = 0,232

2,560 * 0,1 = 0,256

2,812 * 0,1 = 0,281

Thread

3,071 * 0,1 = 0,397

Thread

2,322 * 0,1 = 0,232
2,322 * 0,1 = 0,232

2,560 * 0,1 = 0,256
2,560 * 0,1 = 0,256

2,812 * 0,1 = 0,281
2,812 * 0,1 = 0,281

3,071 * 0,1 = 0,397
3,071 * 0,1 = 0,397

3,765 * 0,1 = 0,376

3,326 * 0,1 = 0,333
3,326 * 0,1 = 0,333

3,563 * 0,1 = 0,356
3,563 * 0,1 = 0,356

3,765 * 0,1 = 0,376
3,765 * 0,1 = 0,376

3,912 * 0,1 = 0,391
3,912 * 0,1 = 0,391

3,990 * 0,1 = 0,399
3,990 * 0,1 = 0,399

3,912 * 0,1 = 0,391

3,990 * 0,1 = 0,399

Solução do Problema com Paralelismo

Cada thread realiza o cálculo de alguns intervalos
Thread

REDUÇÃO
Agora um pouco de hardware…
Engenharia e Arquitetura…

14
Intel inside, inside Intel…
Um processador com múltiplos cores possui
componentes “comuns” aos cores.
Estes compontentes recebem o nome de Uncore.
Intel inside, inside Intel…
E agora, dentro do core…
MicroArquitetura Sandy Bridge
FRONT-END

BACK-END
Intel® Xeon Phi™
Ainda mais poder de processamento!
Intel® Xeon Phi™
É o coprocessador certo para mim?

http://software.intel.com/pt-br/articles/is-the-intel-xeon-phi-coprocessor-right-for-me
Intel® Xeon Phi™
Ainda mais poder de
processamento!

Até 61 cores (4 threads por core)
Até 16 GB RAM GDDR5
Transferência de memória até 352 GB/sec
Vetores de 512 bits
1,2 TFLOPs de processamento (Precisão Dupla)
1 slot PCIe-x16
Uso eficiente de energia (225W - 300 W)
Intel® Xeon Phi™
Cada placa é vista como um nó num cluster
Programação: x86
Intel® Xeon Phi™
Visão de Software da Arquitetura do Intel® Xeon Phi™
Intel® Xeon Phi™
Visão de Hardware da Arquitetura do Intel® Xeon Phi™

Um anel bidirecional de alta velocidade
interconecta as caches L2 dos cores
Intel® Xeon Phi™

GFLOP/sec =16 (SP SIMD Lane) x 2 (FMA) x 1.1 (GHZ) x
60 (# cores) = 2.112 (aritmética de precisão simples)
GFLOP/sec = 8 (DP SIMD Lane) x 2 (FMA) x 1.1 (GHZ) x 60
(# cores) = 1.056 (aritmética de precisão dupla)
Linha de Produtos Intel® Xeon Phi™
Família 3

Excelente Solução para
Computação Paralela

Liderança em Desempenho/$

Família 5

Otimizada para Ambientes
de Alta Densidade

6GB GDDR5
240GB/s

>1TF DP
3120P

5110P

5120D

7120P

7120X

8GB GDDR5
>300GB/s
>1TF DP

Liderança em Desempenho/watt

225-245W

Família 7

16GB GDDR5

Mais Alto Desempenho,
Mais Memória
Liderança em Desempenho

25

3120A

352GB/s
>1.2TF DP

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components,
software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the
performance of that product when combined with other products. For more information go to http://www.intel.com/performance
Por que descer neste nível?
Para tirar o máximo proveito dos recursos do hardware!
Utilizar todas as “threads de hardware”
 Não esquecer o HyperThread
Utilizar todas as unidades de execução
 Retirar o máximo de instruções por ciclo de clock
Otimizar o uso dos unidades de vetores (AVX/AVX2)
 Loops otimizados
Manter as caches com dados/instruções válidos
 Evitar “cache misses”
Aproveitar o “branch prediction”
 Evitar o “stall” da pipeline
Por que descer neste nível?
Para tirar o máximo proveito dos recursos do hardware!
Utilizar todas as “threads de hardware”
 Não esquecer o HyperThread
Utilizar todas as unidades de execução
 Retirar o máximo de instruções por ciclo de clock
Otimizar o uso dos unidades de vetores (AVX/AVX2)
 Loops otimizados
Manter as caches com dados/instruções válidos
 Evitar “cache misses”
Aproveitar o “branch prediction”
 Evitar o “stall” da pipeline
Por que descer neste nível?
Para tirar o máximo proveito dos recursos do hardware!
Utilizar todas as “threads de hardware”
 Não esquecer o HyperThread
Utilizar todas as unidades de execução
 Retirar o máximo de instruções por ciclo de clock
Otimizar o uso dos unidades de vetores (AVX/AVX2)
 Loops otimizados
Manter as caches com dados/instruções válidos
 Evitar “cache misses”
Aproveitar o “branch prediction”
 Evitar o “stall” da pipeline
Existem recursos para lhe ajudar!
Ferramentas de Software da Intel

http://software.intel.com

IDZ – Intel Developer Zone
Modelos de Programação Paralela
Intel® Cilk™ Plus

Intel® Threading
Building Blocks

• Extensões para
as linguagens
C/C++ para
simplificar o
paralelismo

• Template
libraries
amplamente
usadas em C++
para paralelismo

• Código aberto
Também um
produto Intel

Domain Specific
Libraries
• Intel® Integrated
Performance
Primitives
• Intel® Math
Kernel Library

Padrões
estabelecidos
• Message Passing
Interface (MPI)
• OpenMP*
• Coarray Fortran
• OpenCL*

• Código aberto
Também um
produto Intel

Níveis de abstração conforme a necessidade
Mesmos modelos para multi-core (Xeon) e
many-core (Xeon Phi)
Nota sobre Otimização
Legal Disclaimer
• INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING
TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,
MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
• A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or
death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL
AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL
CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT
LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS
SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.
• Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics
of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever
for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design
with this information.
• The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published
specifications. Current characterized errata are available on request.
• Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different
processor families. Go to: http://www.intel.com/products/processor_number.
• Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
• Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-5484725, or go to: http://www.intel.com/design/literature.htm
• Intel, Core, Atom, Pentium, Intel inside, Sponsors of Tomorrow, Pentium, 386, 486, DX2 and the Intel logo are trademarks of Intel Corporation in the
United States and other countries.
• *Other names and brands may be claimed as the property of others.
• Copyright ©2012 Intel Corporation.
Risk Factors
The above statements and any others in this document that refer to plans and expectations for the second quarter, the year and the future are forward-looking
statements that involve a number of risks and uncertainties. Words such as “anticipates,” “expects,” “intends,” “plans,” “believes,” “seeks,” “estimates,” “may,”
“will,” “should” and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions
also identify forward-looking statements. Many factors could affect Intel’s actual results, and variances from Intel’s current expectations regarding such factors
could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the
important factors that could cause actual results to differ materially from the company’s expectations. Demand could be different from Intel's expectations due
to factors including changes in business and economic conditions, including supply constraints and other disruptions affecting customers; customer acceptance of
Intel’s and competitors’ products; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers.
Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events,
which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high
percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the
gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel's products; actions taken
by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel’s response to such actions; and Intel’s
ability to respond quickly to technological developments and to incorporate new features into its products. Intel is in the process of transitioning to its next
generation of products on 22nm process technology, and there could be execution and timing issues associated with these changes, including products defects
and errata and lower than anticipated manufacturing yields. The gross margin percentage could vary significantly from expectations based on capacity utilization;
variations in inventory valuation, including variations related to the timing of qualifying products for sale; changes in revenue levels; segment product mix; the
timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions
in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and
intangible assets. The majority of Intel’s non-marketable equity investment portfolio balance is concentrated in companies in the flash memory market segment,
and declines in this market segment or changes in management’s plans with respect to Intel’s investments in this market segment could result in significant
impairment charges, impacting restructuring charges as well as gains/losses on equity investments and interest and other. Intel's results could be affected by
adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict
and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain
marketing and compensation expenses, as well as restructuring and asset impairment charges, vary depending on the level of demand for Intel's products and
the level of revenue and profits. Intel’s results could be affected by the timing of closing of acquisitions and divestitures. Intel's results could be affected by
adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving
intellectual property, stockholder, consumer, antitrust, disclosure and other issues, such as the litigation and regulatory matters described in Intel's SEC reports.
An unfavorable ruling could include monetary damages or an injunction prohibiting Intel from manufacturing or selling one or more products, precluding particular
business practices, impacting Intel’s ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed
discussion of these and other factors that could affect Intel’s results is included in Intel’s SEC filings, including the report on Form 10-K for the year ended Dec.
31, 2011.

Rev. 4/17/12
Entenda de onde vem toda a potência do Intel® Xeon Phi™

Mais conteúdo relacionado

Destaque

Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)
Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)
Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)Laurent Lefort
 
Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013
Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013
Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013Intel Software Brasil
 
Exploring emerging technologies in the HPC co-design space
Exploring emerging technologies in the HPC co-design spaceExploring emerging technologies in the HPC co-design space
Exploring emerging technologies in the HPC co-design spacejsvetter
 
From Gcp To Analysis
From Gcp To AnalysisFrom Gcp To Analysis
From Gcp To AnalysisRick Watts
 
Early Experiences with the OpenMP Accelerator Model
Early Experiences with the OpenMP Accelerator ModelEarly Experiences with the OpenMP Accelerator Model
Early Experiences with the OpenMP Accelerator ModelChunhua Liao
 
OpenClinica @ AMIA 2014 Joint Summits
OpenClinica @ AMIA 2014 Joint SummitsOpenClinica @ AMIA 2014 Joint Summits
OpenClinica @ AMIA 2014 Joint SummitsBen Baumann
 
Scalable Deep Learning Platform On Spark In Baidu
Scalable Deep Learning Platform On Spark In BaiduScalable Deep Learning Platform On Spark In Baidu
Scalable Deep Learning Platform On Spark In BaiduJen Aman
 

Destaque (8)

Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)
Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)
Design and generation of Linked Clinical Data Cube (Semantic Stats 2013)
 
Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013
Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013
Arquitetura do coprocessador Intel® Xeon Phi™ - Intel Software Conference 2013
 
Exploring emerging technologies in the HPC co-design space
Exploring emerging technologies in the HPC co-design spaceExploring emerging technologies in the HPC co-design space
Exploring emerging technologies in the HPC co-design space
 
From Gcp To Analysis
From Gcp To AnalysisFrom Gcp To Analysis
From Gcp To Analysis
 
OC_Offline_Africa
OC_Offline_AfricaOC_Offline_Africa
OC_Offline_Africa
 
Early Experiences with the OpenMP Accelerator Model
Early Experiences with the OpenMP Accelerator ModelEarly Experiences with the OpenMP Accelerator Model
Early Experiences with the OpenMP Accelerator Model
 
OpenClinica @ AMIA 2014 Joint Summits
OpenClinica @ AMIA 2014 Joint SummitsOpenClinica @ AMIA 2014 Joint Summits
OpenClinica @ AMIA 2014 Joint Summits
 
Scalable Deep Learning Platform On Spark In Baidu
Scalable Deep Learning Platform On Spark In BaiduScalable Deep Learning Platform On Spark In Baidu
Scalable Deep Learning Platform On Spark In Baidu
 

Semelhante a Entenda de onde vem toda a potência do Intel® Xeon Phi™

Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013
Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013
Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013Intel Software Brasil
 
Impact of Intel Optane Technology on HPC
Impact of Intel Optane Technology on HPCImpact of Intel Optane Technology on HPC
Impact of Intel Optane Technology on HPCMemVerge
 
DAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI Convergence
DAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI ConvergenceDAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI Convergence
DAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI Convergenceinside-BigData.com
 
Super scaling singleton inserts
Super scaling singleton insertsSuper scaling singleton inserts
Super scaling singleton insertsChris Adkin
 
Solve the colocation conundrum: Performance and density at scale with Kubernetes
Solve the colocation conundrum: Performance and density at scale with KubernetesSolve the colocation conundrum: Performance and density at scale with Kubernetes
Solve the colocation conundrum: Performance and density at scale with KubernetesNiklas Quarfot Nielsen
 
Strata + Hadoop 2015 Slides
Strata + Hadoop 2015 SlidesStrata + Hadoop 2015 Slides
Strata + Hadoop 2015 SlidesJun Liu
 
Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...
Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...
Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...Red_Hat_Storage
 
Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...
Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...
Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...Databricks
 
Ceph Day Beijing - Ceph all-flash array design based on NUMA architecture
Ceph Day Beijing - Ceph all-flash array design based on NUMA architectureCeph Day Beijing - Ceph all-flash array design based on NUMA architecture
Ceph Day Beijing - Ceph all-flash array design based on NUMA architectureCeph Community
 
Ceph Day Beijing - Ceph All-Flash Array Design Based on NUMA Architecture
Ceph Day Beijing - Ceph All-Flash Array Design Based on NUMA ArchitectureCeph Day Beijing - Ceph All-Flash Array Design Based on NUMA Architecture
Ceph Day Beijing - Ceph All-Flash Array Design Based on NUMA ArchitectureDanielle Womboldt
 
Dataswft Intel benchmark 2013
Dataswft Intel benchmark 2013Dataswft Intel benchmark 2013
Dataswft Intel benchmark 2013dhulis
 
Deep Dive on Amazon EC2 instances
Deep Dive on Amazon EC2 instancesDeep Dive on Amazon EC2 instances
Deep Dive on Amazon EC2 instancesAmazon Web Services
 
Yashi dealer meeting settembre 2016 tecnologie xeon intel italia
Yashi dealer meeting settembre 2016 tecnologie xeon intel italiaYashi dealer meeting settembre 2016 tecnologie xeon intel italia
Yashi dealer meeting settembre 2016 tecnologie xeon intel italiaYashi Italia
 
How to deploy & optimize eZ Publish
How to deploy & optimize eZ PublishHow to deploy & optimize eZ Publish
How to deploy & optimize eZ PublishKaliop-slide
 
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Advancing GPU Analytics with RAPIDS Accelerator for Spark and AlluxioAdvancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Advancing GPU Analytics with RAPIDS Accelerator for Spark and AlluxioAlluxio, Inc.
 
ROCm and Distributed Deep Learning on Spark and TensorFlow
ROCm and Distributed Deep Learning on Spark and TensorFlowROCm and Distributed Deep Learning on Spark and TensorFlow
ROCm and Distributed Deep Learning on Spark and TensorFlowDatabricks
 
Innovation with ai at scale on the edge vt sept 2019 v0
Innovation with ai at scale  on the edge vt sept 2019 v0Innovation with ai at scale  on the edge vt sept 2019 v0
Innovation with ai at scale on the edge vt sept 2019 v0Ganesan Narayanasamy
 
Build, train, and deploy Machine Learning models at scale (May 2018)
Build, train, and deploy Machine Learning models at scale (May 2018)Build, train, and deploy Machine Learning models at scale (May 2018)
Build, train, and deploy Machine Learning models at scale (May 2018)Julien SIMON
 

Semelhante a Entenda de onde vem toda a potência do Intel® Xeon Phi™ (20)

Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013
Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013
Computação Paralela: Benefícios e Desafios - Intel Software Conference 2013
 
Impact of Intel Optane Technology on HPC
Impact of Intel Optane Technology on HPCImpact of Intel Optane Technology on HPC
Impact of Intel Optane Technology on HPC
 
DAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI Convergence
DAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI ConvergenceDAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI Convergence
DAOS - Scale-Out Software-Defined Storage for HPC/Big Data/AI Convergence
 
No[1][1]
No[1][1]No[1][1]
No[1][1]
 
Super scaling singleton inserts
Super scaling singleton insertsSuper scaling singleton inserts
Super scaling singleton inserts
 
Solve the colocation conundrum: Performance and density at scale with Kubernetes
Solve the colocation conundrum: Performance and density at scale with KubernetesSolve the colocation conundrum: Performance and density at scale with Kubernetes
Solve the colocation conundrum: Performance and density at scale with Kubernetes
 
Strata + Hadoop 2015 Slides
Strata + Hadoop 2015 SlidesStrata + Hadoop 2015 Slides
Strata + Hadoop 2015 Slides
 
Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...
Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...
Red Hat Storage Day Atlanta - Designing Ceph Clusters Using Intel-Based Hardw...
 
Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...
Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...
Accelerating Deep Learning Training with BigDL and Drizzle on Apache Spark wi...
 
Ceph Day Beijing - Ceph all-flash array design based on NUMA architecture
Ceph Day Beijing - Ceph all-flash array design based on NUMA architectureCeph Day Beijing - Ceph all-flash array design based on NUMA architecture
Ceph Day Beijing - Ceph all-flash array design based on NUMA architecture
 
Ceph Day Beijing - Ceph All-Flash Array Design Based on NUMA Architecture
Ceph Day Beijing - Ceph All-Flash Array Design Based on NUMA ArchitectureCeph Day Beijing - Ceph All-Flash Array Design Based on NUMA Architecture
Ceph Day Beijing - Ceph All-Flash Array Design Based on NUMA Architecture
 
Dataswft Intel benchmark 2013
Dataswft Intel benchmark 2013Dataswft Intel benchmark 2013
Dataswft Intel benchmark 2013
 
Deep Dive on Amazon EC2 instances
Deep Dive on Amazon EC2 instancesDeep Dive on Amazon EC2 instances
Deep Dive on Amazon EC2 instances
 
Yashi dealer meeting settembre 2016 tecnologie xeon intel italia
Yashi dealer meeting settembre 2016 tecnologie xeon intel italiaYashi dealer meeting settembre 2016 tecnologie xeon intel italia
Yashi dealer meeting settembre 2016 tecnologie xeon intel italia
 
How to deploy & optimize eZ Publish
How to deploy & optimize eZ PublishHow to deploy & optimize eZ Publish
How to deploy & optimize eZ Publish
 
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Advancing GPU Analytics with RAPIDS Accelerator for Spark and AlluxioAdvancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
Advancing GPU Analytics with RAPIDS Accelerator for Spark and Alluxio
 
ROCm and Distributed Deep Learning on Spark and TensorFlow
ROCm and Distributed Deep Learning on Spark and TensorFlowROCm and Distributed Deep Learning on Spark and TensorFlow
ROCm and Distributed Deep Learning on Spark and TensorFlow
 
Deep Dive on Amazon EC2
Deep Dive on Amazon EC2Deep Dive on Amazon EC2
Deep Dive on Amazon EC2
 
Innovation with ai at scale on the edge vt sept 2019 v0
Innovation with ai at scale  on the edge vt sept 2019 v0Innovation with ai at scale  on the edge vt sept 2019 v0
Innovation with ai at scale on the edge vt sept 2019 v0
 
Build, train, and deploy Machine Learning models at scale (May 2018)
Build, train, and deploy Machine Learning models at scale (May 2018)Build, train, and deploy Machine Learning models at scale (May 2018)
Build, train, and deploy Machine Learning models at scale (May 2018)
 

Mais de Intel Software Brasil

Modernização de código em Xeon® e Xeon Phi™
Modernização de código em Xeon® e Xeon Phi™  Modernização de código em Xeon® e Xeon Phi™
Modernização de código em Xeon® e Xeon Phi™ Intel Software Brasil
 
Escreva sua App sem gastar energia, agora no KitKat
Escreva sua App sem gastar energia, agora no KitKatEscreva sua App sem gastar energia, agora no KitKat
Escreva sua App sem gastar energia, agora no KitKatIntel Software Brasil
 
Desafios do Desenvolvimento Multiplataforma
Desafios do Desenvolvimento MultiplataformaDesafios do Desenvolvimento Multiplataforma
Desafios do Desenvolvimento MultiplataformaIntel Software Brasil
 
Desafios do Desenvolvimento Multi-plataforma
Desafios do Desenvolvimento Multi-plataformaDesafios do Desenvolvimento Multi-plataforma
Desafios do Desenvolvimento Multi-plataformaIntel Software Brasil
 
Getting the maximum performance in distributed clusters Intel Cluster Studio XE
Getting the maximum performance in distributed clusters Intel Cluster Studio XEGetting the maximum performance in distributed clusters Intel Cluster Studio XE
Getting the maximum performance in distributed clusters Intel Cluster Studio XEIntel Software Brasil
 
Methods and practices to analyze the performance of your application with Int...
Methods and practices to analyze the performance of your application with Int...Methods and practices to analyze the performance of your application with Int...
Methods and practices to analyze the performance of your application with Int...Intel Software Brasil
 
Principais conceitos técnicas e modelos de programação paralela
Principais conceitos técnicas e modelos de programação paralelaPrincipais conceitos técnicas e modelos de programação paralela
Principais conceitos técnicas e modelos de programação paralelaIntel Software Brasil
 
Principais conceitos e técnicas em vetorização
Principais conceitos e técnicas em vetorizaçãoPrincipais conceitos e técnicas em vetorização
Principais conceitos e técnicas em vetorizaçãoIntel Software Brasil
 
Intel Technologies for High Performance Computing
Intel Technologies for High Performance ComputingIntel Technologies for High Performance Computing
Intel Technologies for High Performance ComputingIntel Software Brasil
 
Benchmarking para sistemas de alto desempenho
Benchmarking para sistemas de alto desempenhoBenchmarking para sistemas de alto desempenho
Benchmarking para sistemas de alto desempenhoIntel Software Brasil
 
Yocto no 1 IoT Day da Telefonica/Vivo
Yocto no 1 IoT Day da Telefonica/VivoYocto no 1 IoT Day da Telefonica/Vivo
Yocto no 1 IoT Day da Telefonica/VivoIntel Software Brasil
 
Otávio Salvador - Yocto project reduzindo -time to market- do seu próximo pr...
Otávio Salvador - Yocto project  reduzindo -time to market- do seu próximo pr...Otávio Salvador - Yocto project  reduzindo -time to market- do seu próximo pr...
Otávio Salvador - Yocto project reduzindo -time to market- do seu próximo pr...Intel Software Brasil
 
Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5
Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5
Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5Intel Software Brasil
 

Mais de Intel Software Brasil (20)

Modernização de código em Xeon® e Xeon Phi™
Modernização de código em Xeon® e Xeon Phi™  Modernização de código em Xeon® e Xeon Phi™
Modernização de código em Xeon® e Xeon Phi™
 
Escreva sua App sem gastar energia, agora no KitKat
Escreva sua App sem gastar energia, agora no KitKatEscreva sua App sem gastar energia, agora no KitKat
Escreva sua App sem gastar energia, agora no KitKat
 
Desafios do Desenvolvimento Multiplataforma
Desafios do Desenvolvimento MultiplataformaDesafios do Desenvolvimento Multiplataforma
Desafios do Desenvolvimento Multiplataforma
 
Desafios do Desenvolvimento Multi-plataforma
Desafios do Desenvolvimento Multi-plataformaDesafios do Desenvolvimento Multi-plataforma
Desafios do Desenvolvimento Multi-plataforma
 
Yocto - 7 masters
Yocto - 7 mastersYocto - 7 masters
Yocto - 7 masters
 
Getting the maximum performance in distributed clusters Intel Cluster Studio XE
Getting the maximum performance in distributed clusters Intel Cluster Studio XEGetting the maximum performance in distributed clusters Intel Cluster Studio XE
Getting the maximum performance in distributed clusters Intel Cluster Studio XE
 
Intel tools to optimize HPC systems
Intel tools to optimize HPC systemsIntel tools to optimize HPC systems
Intel tools to optimize HPC systems
 
Methods and practices to analyze the performance of your application with Int...
Methods and practices to analyze the performance of your application with Int...Methods and practices to analyze the performance of your application with Int...
Methods and practices to analyze the performance of your application with Int...
 
Principais conceitos técnicas e modelos de programação paralela
Principais conceitos técnicas e modelos de programação paralelaPrincipais conceitos técnicas e modelos de programação paralela
Principais conceitos técnicas e modelos de programação paralela
 
Principais conceitos e técnicas em vetorização
Principais conceitos e técnicas em vetorizaçãoPrincipais conceitos e técnicas em vetorização
Principais conceitos e técnicas em vetorização
 
Notes on NUMA architecture
Notes on NUMA architectureNotes on NUMA architecture
Notes on NUMA architecture
 
Intel Technologies for High Performance Computing
Intel Technologies for High Performance ComputingIntel Technologies for High Performance Computing
Intel Technologies for High Performance Computing
 
Benchmarking para sistemas de alto desempenho
Benchmarking para sistemas de alto desempenhoBenchmarking para sistemas de alto desempenho
Benchmarking para sistemas de alto desempenho
 
Yocto no 1 IoT Day da Telefonica/Vivo
Yocto no 1 IoT Day da Telefonica/VivoYocto no 1 IoT Day da Telefonica/Vivo
Yocto no 1 IoT Day da Telefonica/Vivo
 
Html5 fisl15
Html5 fisl15Html5 fisl15
Html5 fisl15
 
IoT FISL15
IoT FISL15IoT FISL15
IoT FISL15
 
IoT TDC Floripa 2014
IoT TDC Floripa 2014IoT TDC Floripa 2014
IoT TDC Floripa 2014
 
Otávio Salvador - Yocto project reduzindo -time to market- do seu próximo pr...
Otávio Salvador - Yocto project  reduzindo -time to market- do seu próximo pr...Otávio Salvador - Yocto project  reduzindo -time to market- do seu próximo pr...
Otávio Salvador - Yocto project reduzindo -time to market- do seu próximo pr...
 
Html5 tdc floripa_2014
Html5 tdc floripa_2014Html5 tdc floripa_2014
Html5 tdc floripa_2014
 
Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5
Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5
Desenvolvimento e análise de performance de jogos Android com Coco2d-HTML5
 

Último

"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii SoldatenkoFwdays
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Mark Simos
 
Training state-of-the-art general text embedding
Training state-of-the-art general text embeddingTraining state-of-the-art general text embedding
Training state-of-the-art general text embeddingZilliz
 
SALESFORCE EDUCATION CLOUD | FEXLE SERVICES
SALESFORCE EDUCATION CLOUD | FEXLE SERVICESSALESFORCE EDUCATION CLOUD | FEXLE SERVICES
SALESFORCE EDUCATION CLOUD | FEXLE SERVICESmohitsingh558521
 
Digital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptxDigital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptxLoriGlavin3
 
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024BookNet Canada
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity PlanDatabarracks
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebUiPathCommunity
 
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxThe Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxLoriGlavin3
 
Time Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directionsTime Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directionsNathaniel Shimoni
 
Unraveling Multimodality with Large Language Models.pdf
Unraveling Multimodality with Large Language Models.pdfUnraveling Multimodality with Large Language Models.pdf
Unraveling Multimodality with Large Language Models.pdfAlex Barbosa Coqueiro
 
What is DBT - The Ultimate Data Build Tool.pdf
What is DBT - The Ultimate Data Build Tool.pdfWhat is DBT - The Ultimate Data Build Tool.pdf
What is DBT - The Ultimate Data Build Tool.pdfMounikaPolabathina
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxLoriGlavin3
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLScyllaDB
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024Stephanie Beckett
 
Artificial intelligence in cctv survelliance.pptx
Artificial intelligence in cctv survelliance.pptxArtificial intelligence in cctv survelliance.pptx
Artificial intelligence in cctv survelliance.pptxhariprasad279825
 
Generative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information DevelopersGenerative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information DevelopersRaghuram Pandurangan
 
unit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptxunit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptxBkGupta21
 
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024BookNet Canada
 

Último (20)

"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
 
Training state-of-the-art general text embedding
Training state-of-the-art general text embeddingTraining state-of-the-art general text embedding
Training state-of-the-art general text embedding
 
SALESFORCE EDUCATION CLOUD | FEXLE SERVICES
SALESFORCE EDUCATION CLOUD | FEXLE SERVICESSALESFORCE EDUCATION CLOUD | FEXLE SERVICES
SALESFORCE EDUCATION CLOUD | FEXLE SERVICES
 
Digital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptxDigital Identity is Under Attack: FIDO Paris Seminar.pptx
Digital Identity is Under Attack: FIDO Paris Seminar.pptx
 
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity Plan
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
 
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptxThe Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
The Role of FIDO in a Cyber Secure Netherlands: FIDO Paris Seminar.pptx
 
Time Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directionsTime Series Foundation Models - current state and future directions
Time Series Foundation Models - current state and future directions
 
Unraveling Multimodality with Large Language Models.pdf
Unraveling Multimodality with Large Language Models.pdfUnraveling Multimodality with Large Language Models.pdf
Unraveling Multimodality with Large Language Models.pdf
 
What is DBT - The Ultimate Data Build Tool.pdf
What is DBT - The Ultimate Data Build Tool.pdfWhat is DBT - The Ultimate Data Build Tool.pdf
What is DBT - The Ultimate Data Build Tool.pdf
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptx
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQL
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
 
Artificial intelligence in cctv survelliance.pptx
Artificial intelligence in cctv survelliance.pptxArtificial intelligence in cctv survelliance.pptx
Artificial intelligence in cctv survelliance.pptx
 
Generative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information DevelopersGenerative AI for Technical Writer or Information Developers
Generative AI for Technical Writer or Information Developers
 
unit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptxunit 4 immunoblotting technique complete.pptx
unit 4 immunoblotting technique complete.pptx
 
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
 

Entenda de onde vem toda a potência do Intel® Xeon Phi™

  • 1. Entenda de onde vem toda a potência do Intel® Xeon Phi™ Luciano Palma Community Manager – Servers & HPC Intel Software do Brasil Luciano.Palma@intel.com
  • 2. Por que Programação Paralela é Importante? Pesquisa Científica Competitividade na Indústria Modelagem de Clima/Tempo Pesquisa Farmacêutica Análises Financeiras Imagens Médicas CAD/manufatura Exploração de Energia Criação de Conteúdo Digital Simulações Projeto de novos Produtos Segurança Nacional Corrida Computacional Segurança Nacional Desempenho Computacional Total por país Maiores Desafios  Maior Complexidade Computacional… … mantendo um “orçamento energético” realista
  • 3. A Capacidade Computacional evoluiu. O Software não acompanhou. A densidade de transistores continua aumentando, mas… … o aumento da velocidade (clock) não A grande maioria dos PCs vendidos são multi-core, mas… … muitos programas / cargas ainda não tiram proveito do paralelismo possível O Processamento Paralelo é chave para obter o máximo desempenho possível
  • 4. Computação Serial vs. Paralela Serialização     for (i=0; i< num_sites; ++i) { search (searchphrase, website[i]); } Faz Sentido! Fácil para fazer “debug” Determinístico No entanto… … aplicações serializadas não maximizam o desempenho de saída (output) e não evoluirão no tempo com o avanço das tecnologias Paralelização – dá para fazer?! parallel_for (i=0; i< num_sites; ++i) {  Depende da quantidade de trabalho search (searchphrase, website[i]); } a realizar e da habilidade de dividir a tarefa  É necessário entender a entrada (input), saída (output) e suas dependências
  • 5. Dividindo o trabalho… Decomposição de Tarefas: Executa diferentes funções do programa em paralelo. Limitada escalabilidade, portanto precisamos de… Decomposição de Dados: Dados são separados em blocos e cada bloco é processado em uma task diferente. A divisão (splitting) pode ser contínua, recursiva. Maiores conjuntos de dados  mais tasks O Paralelismo cresce à medida que o tamanho do problema cresce #pragma omp parallel shared(data, ans1, ans2) { #pragma omp sections { #pragma omp section ans1=do_this(data); #pragma omp section ans2=do_that(data); } } #pragma omp parallel_for shared(data, ans1) private(i) for(i=0; i<N; i++) { ans1(i) = do_this(data(i)); } #pragma omp parallel_for shared(data, ans2) private(i) for(i=0; i<N; i++) { ans2(i) = do_that(data(i)); }
  • 6. Técnicas de Programação Paralela: Como dividir o trabalho entre sistemas? É possível utilizar Threads (OpenMP, TBB, Cilk, pthreads…) ou Processos (MPI, process fork..) para programar em paralelo Modelo de Memória Compartilhada  Único espaço de memória utilizado por múltiplos processadores  Espaço de endereçamento unificado  Simples para trabalhar, mas requer cuidado para evitar condições de corrida (“race conditions”) quando existe dependência entre eventos Passagem de Mensagens  Comunicação entre processos  Pode demandar mais trabalho para implementar  Menos “race conditions” porque as mensagens podem forçar o sincronismo “Race conditions” acontecem quando processos ou threads separados modificam ou dependem das mesmas coisas… Isso é notavelmente difícil de “debugar”!
  • 7. Exemplo de uso OpenMP – Cálculo de π
  • 8. Cálculo de π – Teoria π pode ser calculado através da integral abaixo 1 π = ∫ f(x) * dx = 4 / (1 + x2) * dx = 3.141592654... 0
  • 9. Cálculo de π – Primeira Aproximação Valor grosseiramente aproximado de π π = 4 / (1 + 0,52) * 1 = 4 / 1,25  π = 3,2
  • 10. Cálculo de π – Segunda Aproximação Com mais aproximações, o valor de π tende ao valor teórico f(0,25) = 3,735; f(0,75) = 2,572  π = 3,153 3,735 * 0,5 = 1,867 2,572 * 0,5 = 1,286
  • 11. 2,102 * 0,1 = 0,210 2,322 * 0,1 = 0,232 2,560 * 0,1 = 0,256 2,812 * 0,1 = 0,281 3,071 * 0,1 = 0,397 3,326 * 0,1 = 0,333 3,563 * 0,1 = 0,356 3,765 * 0,1 = 0,376 3,912 * 0,1 = 0,391 3,990 * 0,1 = 0,399 Cálculo de π – Aumentando os intervalos… Quanto mais intervalos, maior a precisão do cálculo Aproximação com 10 intervalos  π = 3,1424
  • 12. 3,326 * 0,1 = 0,333 3,563 * 0,1 = 0,356 2,102 * 0,1 = 0,210 2,102 * 0,1 = 0,210 PI = 3,1424 2,102 * 0,1 = 0,210 Thread 2,322 * 0,1 = 0,232 2,560 * 0,1 = 0,256 2,812 * 0,1 = 0,281 Thread 3,071 * 0,1 = 0,397 Thread 2,322 * 0,1 = 0,232 2,322 * 0,1 = 0,232 2,560 * 0,1 = 0,256 2,560 * 0,1 = 0,256 2,812 * 0,1 = 0,281 2,812 * 0,1 = 0,281 3,071 * 0,1 = 0,397 3,071 * 0,1 = 0,397 3,765 * 0,1 = 0,376 3,326 * 0,1 = 0,333 3,326 * 0,1 = 0,333 3,563 * 0,1 = 0,356 3,563 * 0,1 = 0,356 3,765 * 0,1 = 0,376 3,765 * 0,1 = 0,376 3,912 * 0,1 = 0,391 3,912 * 0,1 = 0,391 3,990 * 0,1 = 0,399 3,990 * 0,1 = 0,399 3,912 * 0,1 = 0,391 3,990 * 0,1 = 0,399 Solução do Problema com Paralelismo Cada thread realiza o cálculo de alguns intervalos Thread REDUÇÃO
  • 13. Agora um pouco de hardware…
  • 15. Intel inside, inside Intel… Um processador com múltiplos cores possui componentes “comuns” aos cores. Estes compontentes recebem o nome de Uncore.
  • 16. Intel inside, inside Intel… E agora, dentro do core…
  • 18. Intel® Xeon Phi™ Ainda mais poder de processamento!
  • 19. Intel® Xeon Phi™ É o coprocessador certo para mim? http://software.intel.com/pt-br/articles/is-the-intel-xeon-phi-coprocessor-right-for-me
  • 20. Intel® Xeon Phi™ Ainda mais poder de processamento! Até 61 cores (4 threads por core) Até 16 GB RAM GDDR5 Transferência de memória até 352 GB/sec Vetores de 512 bits 1,2 TFLOPs de processamento (Precisão Dupla) 1 slot PCIe-x16 Uso eficiente de energia (225W - 300 W)
  • 21. Intel® Xeon Phi™ Cada placa é vista como um nó num cluster Programação: x86
  • 22. Intel® Xeon Phi™ Visão de Software da Arquitetura do Intel® Xeon Phi™
  • 23. Intel® Xeon Phi™ Visão de Hardware da Arquitetura do Intel® Xeon Phi™ Um anel bidirecional de alta velocidade interconecta as caches L2 dos cores
  • 24. Intel® Xeon Phi™ GFLOP/sec =16 (SP SIMD Lane) x 2 (FMA) x 1.1 (GHZ) x 60 (# cores) = 2.112 (aritmética de precisão simples) GFLOP/sec = 8 (DP SIMD Lane) x 2 (FMA) x 1.1 (GHZ) x 60 (# cores) = 1.056 (aritmética de precisão dupla)
  • 25. Linha de Produtos Intel® Xeon Phi™ Família 3 Excelente Solução para Computação Paralela Liderança em Desempenho/$ Família 5 Otimizada para Ambientes de Alta Densidade 6GB GDDR5 240GB/s >1TF DP 3120P 5110P 5120D 7120P 7120X 8GB GDDR5 >300GB/s >1TF DP Liderança em Desempenho/watt 225-245W Família 7 16GB GDDR5 Mais Alto Desempenho, Mais Memória Liderança em Desempenho 25 3120A 352GB/s >1.2TF DP Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance
  • 26. Por que descer neste nível? Para tirar o máximo proveito dos recursos do hardware! Utilizar todas as “threads de hardware”  Não esquecer o HyperThread Utilizar todas as unidades de execução  Retirar o máximo de instruções por ciclo de clock Otimizar o uso dos unidades de vetores (AVX/AVX2)  Loops otimizados Manter as caches com dados/instruções válidos  Evitar “cache misses” Aproveitar o “branch prediction”  Evitar o “stall” da pipeline
  • 27. Por que descer neste nível? Para tirar o máximo proveito dos recursos do hardware! Utilizar todas as “threads de hardware”  Não esquecer o HyperThread Utilizar todas as unidades de execução  Retirar o máximo de instruções por ciclo de clock Otimizar o uso dos unidades de vetores (AVX/AVX2)  Loops otimizados Manter as caches com dados/instruções válidos  Evitar “cache misses” Aproveitar o “branch prediction”  Evitar o “stall” da pipeline
  • 28. Por que descer neste nível? Para tirar o máximo proveito dos recursos do hardware! Utilizar todas as “threads de hardware”  Não esquecer o HyperThread Utilizar todas as unidades de execução  Retirar o máximo de instruções por ciclo de clock Otimizar o uso dos unidades de vetores (AVX/AVX2)  Loops otimizados Manter as caches com dados/instruções válidos  Evitar “cache misses” Aproveitar o “branch prediction”  Evitar o “stall” da pipeline
  • 29. Existem recursos para lhe ajudar! Ferramentas de Software da Intel http://software.intel.com IDZ – Intel Developer Zone
  • 30. Modelos de Programação Paralela Intel® Cilk™ Plus Intel® Threading Building Blocks • Extensões para as linguagens C/C++ para simplificar o paralelismo • Template libraries amplamente usadas em C++ para paralelismo • Código aberto Também um produto Intel Domain Specific Libraries • Intel® Integrated Performance Primitives • Intel® Math Kernel Library Padrões estabelecidos • Message Passing Interface (MPI) • OpenMP* • Coarray Fortran • OpenCL* • Código aberto Também um produto Intel Níveis de abstração conforme a necessidade Mesmos modelos para multi-core (Xeon) e many-core (Xeon Phi)
  • 32. Legal Disclaimer • INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. • A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS. • Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information. • The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. • Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor_number. • Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. • Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-5484725, or go to: http://www.intel.com/design/literature.htm • Intel, Core, Atom, Pentium, Intel inside, Sponsors of Tomorrow, Pentium, 386, 486, DX2 and the Intel logo are trademarks of Intel Corporation in the United States and other countries. • *Other names and brands may be claimed as the property of others. • Copyright ©2012 Intel Corporation.
  • 33. Risk Factors The above statements and any others in this document that refer to plans and expectations for the second quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Words such as “anticipates,” “expects,” “intends,” “plans,” “believes,” “seeks,” “estimates,” “may,” “will,” “should” and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Many factors could affect Intel’s actual results, and variances from Intel’s current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the company’s expectations. Demand could be different from Intel's expectations due to factors including changes in business and economic conditions, including supply constraints and other disruptions affecting customers; customer acceptance of Intel’s and competitors’ products; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events, which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel’s response to such actions; and Intel’s ability to respond quickly to technological developments and to incorporate new features into its products. Intel is in the process of transitioning to its next generation of products on 22nm process technology, and there could be execution and timing issues associated with these changes, including products defects and errata and lower than anticipated manufacturing yields. The gross margin percentage could vary significantly from expectations based on capacity utilization; variations in inventory valuation, including variations related to the timing of qualifying products for sale; changes in revenue levels; segment product mix; the timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and intangible assets. The majority of Intel’s non-marketable equity investment portfolio balance is concentrated in companies in the flash memory market segment, and declines in this market segment or changes in management’s plans with respect to Intel’s investments in this market segment could result in significant impairment charges, impacting restructuring charges as well as gains/losses on equity investments and interest and other. Intel's results could be affected by adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment charges, vary depending on the level of demand for Intel's products and the level of revenue and profits. Intel’s results could be affected by the timing of closing of acquisitions and divestitures. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust, disclosure and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. An unfavorable ruling could include monetary damages or an injunction prohibiting Intel from manufacturing or selling one or more products, precluding particular business practices, impacting Intel’s ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed discussion of these and other factors that could affect Intel’s results is included in Intel’s SEC filings, including the report on Form 10-K for the year ended Dec. 31, 2011. Rev. 4/17/12