SlideShare uma empresa Scribd logo
1 de 5
Baixar para ler offline
ISSN: 2278 – 1323
                              International Journal of Advanced Research in Computer Engineering & Technology
                                                                                   Volume 1, Issue 5, July 2012




    Design of Local Oscillator Circuit for FINFET
                      and SET
                                                   Haramardeep Singh

                                            Lovely Professional University



Abstract— Nanometer scale devices have the                                       I. INTRODUCTION
potential of replacing the CMOS based device as                   Due to small and flexible devices demand in
because of low power operation. Nanotechnology is              electronic equipment is rising, so the researchers are
the new and challenging field or technology of 21st
                                                               giving there day and night for shrinking the size of
century. Researchers were trying to scale the
                                                               transistor. Previous CMOS technology was meeting
MOSFET to nano-metric scale from 180nm to 13
                                                               the requirement of the consumer and scaling was the
nm, but beyond 10nm the MOSFET faced
quantum effects and thus the characteristic of                 major factor, which was driving the technology. But
normal MOSFET was altered to large extend. So,                 due to sub-threshold conduction, hot electron and
to cope up with technology development,                        scattering type limitations in CMOS transistor, scaling
researcher introduces new technology in which                  below 13 nm was not possible.
electronics work beyond 10 nm. The first                          Then researcher thinks of shifting the CMOS
transistor developed was SET, which used single                technology to some other technology, which can
electron for operation. The fundamental principle              overcome the limitations. So the first to take the place
of SET device action is the coulomb blockade                   of CMOS transistor was FINFET device, which
phenomena, which result in on or off states of this            consist of the multiple gates, followed by CNTFET,
transistor. Inverter design using FINFET and SET               SET and RTD, which lead to further scaling.
has been done. Ring oscillators are probably the                  Nanotechnology is new and emerging field in each
simplest type of oscillator used in RFIC design.               and every field of engineering. It may be an electronic
They can be designed for a fixed frequency and                 circuit or a polymer, nanotechnology have found their
variable frequency operation. Three stage ring                 way to make and enhance the new material which
oscillator for SET and FINFET has been designed                make life more flexible and comfortable. It is the
using HSPICE and the waveform has observed.                    science dealing with device with dimension in scale of
For SET based device the output waveform was                   nano-meters. Nanotechnology is present in medical,
unstable in the beginning with observable                      electronics,     polymer,     fibers   and     medicine
fluctuation but after a period of time it was stable.          applications. The first and the most important device
FINFET based circuit was stable compared to SET
                                                               in the Nanotechnology was the Carbon Nano-Tube.
based. The Frequency for SET base oscillator has
                                                               Then followed by transistor from Carbon Nano-tube
been calculated as 40.2 GHz and the frequency for
                                                               and lots other application
FINFET based oscillator has been calculated as
38.6 GHz.
                                                                                    II. FINFET
    Index Terms— CMOS, FINFET, HSPICE, SET                       A FINFET refers to a FET which has multiple
                                                               number of gates embedded on a single device. Single
                                                               gate electrode act as controlling device for the
                                                               FINFET as it has many number of gates, wherein the
   Manuscript received on 24th July 2012                       multiple gate surfaces act electrically as a single gate,
   Haramardeep Singh, Department of Electronics and            or by independent gate electrodes. These devices were
Communication, Lovely Professional University (e-mail:
haramardeep.16454@lpu.co.in). Ludhiana, Punjab, 8427260039
                                                               developed keeping in mind the drawback which was
                                                               observed in CMOS when they were scaled to very
                                                                                                                    251
                                          All Rights Reserved © 2012 IJARCET
ISSN: 2278 – 1323
                             International Journal of Advanced Research in Computer Engineering & Technology
                                                                                  Volume 1, Issue 5, July 2012


small value. Rich diversity of design styles, made            represents source electrode, node 2,4 is island, while
possible by independent control of FinFET gates can           node 3 represents drain electrode. In between these
be used effectively to reduce total control of FinFET         nodes are tunnel junctions, which are described by
gates, can be used effectively to reduce total active         tunnel capacitance(C) and tunnel resistance(R).
power consumption. There are basically 3 types of               When the bias voltage is zero, Fermi levels of both
orientation possible for the FINFET. [1][2][3]                source and drain are in the state of equilibrium until
                                                              the bias voltage is exerted. An electron will tunnel
         1. Planar                                            independently through the tunnel junctions from
         2. Vertical                                          source to drain via dot when there is empty state at the
         3. FINFET                                            energy level of the island which is between the Fermi
                                                              levels of the electrodes. The electron tunneling alters
   Figure 1 displays three types of FINFET. All the           the electrostatic potential of the island as well as
three types of FINFET have different geometry but the         charge. [7]
basic working principle is same for all the three types.
                                                                              IV. RING OSCILLATOR
                                                                 RFIC design include the ring oscillators because
                                                              these are simplest and good type of oscillator.
                                                              Designing the fixed variable frequency operation
                                                              oscillotor is possible. They are usually included on the
                                                              „die‟ as a way of checking the process used in
                                                              manufacturing the die to see it meets the relevant spice
                                                              predictions thus verifying other circuits on the chip.

                                                                 The output compared to the input provided by the
                                                              amplifier is a replica. Oscillator doesn‟t require any
                                                              input signal for the production of the output. It
                                                              produces damped and un-damped oscillation
             Figure 1 Different types of FINFET               according to the requirement. Figure 3 shows the three
                                                              fundamental parts of a feedback oscillator .The
                       III. SET                               resonator may contain transformers or other
                                                              impedance transforming components such as coupling
   SET is single electron tunneling device designed in
                                                              capacitors.
nano-scale. The basic principle of SET device action
is coulomb blockade phenomenon. Figure 2(a) display
the SET structure which clearly shows three terminal
devices namely gate, drain and source. The source and
drain is isolated with island to which gate is
connected. [5]

                                                                 Figure 3 Circuits for three Stage Ring Oscillators
                                                                                        [8]


                                                                There is no signal provision for the amplifier, but
                                                              even if it is considered to be noise-free amplifier,
                                                              somewhere noise will interfere in the system. This
 Figure 2 (a) Geometry of SET (b) Equivalent Circuit          noise will be considered for the input of the amplifier
                     of SET [6]                               where amplification will take place and at each stage
  Single electron transistor consists of small tunnel         with feedback, the noise signal will reach to noticeable
junctions, capacitances, and voltage sources. A               spot. [9]
tunneling electron can be described as a discrete
charge due to stochastic nature of a tunneling event.
Figure 2 (b) illustrate the nodes, where node 1
                                                                                                                  252
                                         All Rights Reserved © 2012 IJARCET
ISSN: 2278 – 1323
                            International Journal of Advanced Research in Computer Engineering & Technology
                                                                                 Volume 1, Issue 5, July 2012


    V. DESIGN OF RING OSCILLATOR USING SET                   just a file describing the behavior of the transistor. It
  SET is single electron tunneling device designed in        contains various parameters of the transistor which
nano-scale, this act as a switch in the many circuit.3       describe its properties. [10] The spice code for the
                                                             three stage ring oscillator is being developed and the
The source and drain is isolated with island to which
                                                             model file for FINFET is downloaded from the
gate is connected. The three stage Ring oscillator for
                                                             internet and being included in the code. Figure 5
the SET based device is build using HSPICE software.
                                                             display the design of oscillator, which include
The spice code for the three stage ring oscillator is        integration of three inverter based on FINFET
being developed and the model file for SET has been          transistor. Each inverter comprises of two transistor
downloaded from the internet and being included in           attached together.
the code [10]. Figure 4 shows the circuit diagram for
SET based ring oscillator which clearly illustrate the
SET inverter connected in series with feedback.




                                                                         Figure 5 Design of three-stage FINFET
                                                                              based ring oscillator

                                                                The 3-stage ring oscillator design for FINFET based
          Figure 4 Design of three-stage SET based
                                                             has been developed, the delay calculation and
                   ring oscillator
                                                             frequency calculation has been carried out as per
                                                             equation number (2) and mentioned below:
  The 3-stage SET based ring oscillator has been
developed, the delay calculation and frequency
                                                                     Freqosc   = 1/ (2*N*Td)……………….... (2)
calculation has been carried out as per equation (1)
                                                               To obtain the frequency of oscillator, the following
          Freqosc   = 1/ (2*N*Td) ……………... (1)
                                                             parameters are taken in to account:
  To obtain the frequency of oscillator, the following
                                                                     No of stages=   3 Stages
parameters are taken in to account:
                                                                     Total Delay =   I1 + I2 + I3
                                                                                 =   1.438 + 1.425 + 1.451
       No of stages=   3 Stages
                                                                                 =   4.314 ps
       Total Delay =   I1 + I2 + I3
                                                                                 =   1 / (2 * 3 * 4.314 ps)
                   =   1.374 + 1.381 + 1.384
                                                                                 =   1/ 25.884
                   =   4.139 ps
                                                                                 =   38.6 GHz
                   =   1 / (2 * 3 * 4.139 ps)
                   =   1/ 24.834
                                                                         VII. RESULT AND DISCUSSION
                   =    40.2 GHz
                                                                The code for local oscillator for both FINFET and
 VI. DESIGN OF RING OSCILLATOR USING FINFET                  SET has been written in HSPICE software and
                                                             silualtion result were observed. Figure 6 and 7 display
     FINFET are the device which have more than one
                                                             the otput waveform for SET and FINFET based local
gate. A FINET is like a FET, but the channel has been
                                                             oscillator respectively. The graph obtained is
turned on its edge and made to standup. The three
                                                             amplitude(in milli-volts) versus time period. The
stage Ring oscillator for the FINFET based device is
build using HSPICE software. HSPICE is a powerful            output can be observed as single-single inverter output
general purpose analog and mixed-mode circuit                and the third output of inverter is observed as the final
simulator that is used to verify circuit designs and to      oscillator output. In statring some of fluctuation were
predict the circuit behavior. Model file is nothing but      observed in case of SET but afterward it was

                                                                                                                  253
                                        All Rights Reserved © 2012 IJARCET
ISSN: 2278 – 1323
                        International Journal of Advanced Research in Computer Engineering & Technology
                                                                             Volume 1, Issue 5, July 2012


improved. FINFET based oscillator were observed
more stable compared to SET based oscillator.




                         Figure 6: Output waveform for SET based Ring Oscillator




                                                                                                   Output of first
                                                                                                     inverter




                                                                                                      Output of
                                                                                                   second inverter




                                                                                                   Output of third
                                                                                                      inverter



                       Figure 7: Output waveform for FINFET based Ring Oscillator




                                                                                                     254
                                   All Rights Reserved © 2012 IJARCET
ISSN: 2278 – 1323
                                       International Journal of Advanced Research in Computer Engineering & Technology
                                                                                            Volume 1, Issue 5, July 2012

                         VIII. CONCLUSION
   Nano device like FINFET and SET model file has
downloaded from internet and the spice code for three stage
ring oscillator has been written. The code has been executed
using HSPICE software and the waveform was observed. For
SET based device the output waveform was unstable in the
beginning with observable fluctuation but after a period of
time it was stable. FINFET based circuit was stable compared
to SET based. The Frequency for SET base oscillator has
been calculated as 40.2 GHz and the frequency for FINFET
based oscillator has been calculated as 38.6 GHz


                          IX. REFERENCES
          [1] Simon Deleonibus, “Electronic Device Architecture for the
     Nano CMOS Era” Pan Stanford Publication, 2009 ISBN-13
     978-981-4241-28-1 Chapter 10

           [2] Gen Pei et al, “FinFET Design Considerations Based on 3-D
     Simulation and Analytical Modeling”, IEEE Trans. Electron Devices,
     vol. 49, pp. 1411-1419, Aug 2002

           [3] Andrew Marshall, “Circuit design with FinFET processes”
     [online] http://www.cmoset.com /uploads/Marshall.pdf. Retrieved on
     18th June 2012

          [4] S. S. Rathod, A. K. Saxena and S. Dasgupta, “Rad-Hard 32
     nm FinFET Based Inverters” IEEE 2009

          [5] Seiya Kasai and Hideki Hasegawa, “GaAs SINGLE
     ELECTRON TRANSISTORS AND LOGIC INVERTERS BASED
     ON SCHOTTKY WRAP GATE STRUCTURES” , Japan Juornal
     Applied Physics 36 (1997)

          [6] Negin Moezi, Daryoosh Dideban and Abbas Ketabi , “A
     Novel Integrated SET Based Inverter for Nano Power”, American J. of
     Engineering and Applied Sciences ISSN 1941-7020, 2008 Science
     Publications Electronic Applications

          [7] Lee Jia Yen, Ahmad Radzi Mat Isa, Karsono Ahmad Dasuki
     “Modeling and simulation of single-electron transistors”, Journal of
     fundamental Science, 12 November 2005 .

           [8] J P Silver,” Ring oscillator Primer” [online] www.odyseus
     .nildram .co.uk /RFIC_Circuits.../ Ring_Oscillator.pdf

           [9] “Phase           Shift         Oscillator”          [online]
     http://hyperphysics.phy-astr.gsu.edu/hbase/electronic/   oscphas.html.
     Retrieved on 25rd June 2012

         [10] "BSIM", [online] http://embedded.eecs.berkeley.edu/pubs/
     downloads/bsim/index.htm Retrieved on 16th June 2012.




                               Haramardeep Singh received B-.Tech
                               .degree in electronics and communication
                               from Lovely Professional University and
                               M.S. degree in VLSI System Design from
                               Coventry University in year 2010 and 2012,
                               respectively.
                                  Since 2012, he has been with the
                               department      of      electronics      and
                               communication,      Lovely      Professional
                               University, where he is currently an
                               Assistant Professor. His research area
                               includes VLSI design, Nanotechnology and
Signal Processing Algorithm.

                                                                                                                           255
                                                      All Rights Reserved © 2012 IJARCET

Mais conteúdo relacionado

Mais procurados

EFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODE
EFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODEEFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODE
EFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODEIAEME Publication
 
Bg31189192
Bg31189192 Bg31189192
Bg31189192 IJMER
 
Design and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO SystemDesign and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO SystemIJERA Editor
 
Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...
Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...
Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...IJECEIAES
 
PPT for sessional paper titled 'Seminar' for subject code EC-681
PPT for sessional paper titled 'Seminar' for subject code EC-681PPT for sessional paper titled 'Seminar' for subject code EC-681
PPT for sessional paper titled 'Seminar' for subject code EC-681Aniket Bhagat
 
Performance Analysis of Interconnect Drivers for Ultralow Power Applications
Performance Analysis of Interconnect Drivers for Ultralow Power ApplicationsPerformance Analysis of Interconnect Drivers for Ultralow Power Applications
Performance Analysis of Interconnect Drivers for Ultralow Power ApplicationsIDES Editor
 
Pankaj project report
Pankaj project reportPankaj project report
Pankaj project reportPankaj Rai
 
Wireless Image Transmission By Robo With Metal Detector
Wireless Image Transmission By Robo With Metal DetectorWireless Image Transmission By Robo With Metal Detector
Wireless Image Transmission By Robo With Metal DetectorSourabh Chourasiya
 
Analysis and Construction of a Robot controlled by a Universal Remote Control
Analysis and Construction of a Robot controlled by a Universal Remote ControlAnalysis and Construction of a Robot controlled by a Universal Remote Control
Analysis and Construction of a Robot controlled by a Universal Remote ControlIJERD Editor
 

Mais procurados (11)

EFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODE
EFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODEEFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODE
EFFICIENT FM-IM CONVERSION IN AN INJECTION-LOCKED FABRY - PEROT LASER DIODE
 
Bg31189192
Bg31189192 Bg31189192
Bg31189192
 
Design and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO SystemDesign and Implementation of Digital PLL using Self Correcting DCO System
Design and Implementation of Digital PLL using Self Correcting DCO System
 
186 193
186 193186 193
186 193
 
Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...
Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...
Noise Analysis of Trans-impedance Amplifier (TIA) in Variety Op Amp for use i...
 
PPT for sessional paper titled 'Seminar' for subject code EC-681
PPT for sessional paper titled 'Seminar' for subject code EC-681PPT for sessional paper titled 'Seminar' for subject code EC-681
PPT for sessional paper titled 'Seminar' for subject code EC-681
 
Performance Analysis of Interconnect Drivers for Ultralow Power Applications
Performance Analysis of Interconnect Drivers for Ultralow Power ApplicationsPerformance Analysis of Interconnect Drivers for Ultralow Power Applications
Performance Analysis of Interconnect Drivers for Ultralow Power Applications
 
Pankaj project report
Pankaj project reportPankaj project report
Pankaj project report
 
450 455
450 455450 455
450 455
 
Wireless Image Transmission By Robo With Metal Detector
Wireless Image Transmission By Robo With Metal DetectorWireless Image Transmission By Robo With Metal Detector
Wireless Image Transmission By Robo With Metal Detector
 
Analysis and Construction of a Robot controlled by a Universal Remote Control
Analysis and Construction of a Robot controlled by a Universal Remote ControlAnalysis and Construction of a Robot controlled by a Universal Remote Control
Analysis and Construction of a Robot controlled by a Universal Remote Control
 

Semelhante a Design and Analysis of Local Oscillator Circuits Using FINFET and SET Technologies

Fin Fet Technology by SAMRA
Fin Fet  Technology by SAMRAFin Fet  Technology by SAMRA
Fin Fet Technology by SAMRABal Partap Singh
 
Please read the following IEEE Spectrum articles and answer the quest.pdf
Please read the following IEEE Spectrum articles and answer the quest.pdfPlease read the following IEEE Spectrum articles and answer the quest.pdf
Please read the following IEEE Spectrum articles and answer the quest.pdffasttrackcomputersol
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFETManishKenchi
 
Review of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design ChallengesReview of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design Challengesrbl87
 
Review of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design ChallengesReview of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design ChallengesIJERA Editor
 
Passive Optical Networks
Passive Optical NetworksPassive Optical Networks
Passive Optical Networksfanttazio
 
Design and Implementation of Re-configurable Antenna
Design and Implementation of Re-configurable AntennaDesign and Implementation of Re-configurable Antenna
Design and Implementation of Re-configurable AntennaIJARIIT
 
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet TechnologyA Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet TechnologyIJERA Editor
 
The Junctionless Transistor - George J. Ferko V
The Junctionless Transistor - George J. Ferko VThe Junctionless Transistor - George J. Ferko V
The Junctionless Transistor - George J. Ferko VGeorge Ferko
 
Introduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFETIntroduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFETJustin George
 
ZnO based transparent electronics
ZnO based transparent electronicsZnO based transparent electronics
ZnO based transparent electronicscdtpv
 
A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...IRJET Journal
 
Segmentation of Overlapped and Touching Human Chromosome images
Segmentation of Overlapped and Touching Human Chromosome imagesSegmentation of Overlapped and Touching Human Chromosome images
Segmentation of Overlapped and Touching Human Chromosome imagesIOSR Journals
 

Semelhante a Design and Analysis of Local Oscillator Circuits Using FINFET and SET Technologies (20)

Fin Fet Technology by SAMRA
Fin Fet  Technology by SAMRAFin Fet  Technology by SAMRA
Fin Fet Technology by SAMRA
 
Please read the following IEEE Spectrum articles and answer the quest.pdf
Please read the following IEEE Spectrum articles and answer the quest.pdfPlease read the following IEEE Spectrum articles and answer the quest.pdf
Please read the following IEEE Spectrum articles and answer the quest.pdf
 
Iaem
IaemIaem
Iaem
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFET
 
W04406104107
W04406104107W04406104107
W04406104107
 
126 130
126 130126 130
126 130
 
Review of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design ChallengesReview of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design Challenges
 
Kg3418451855
Kg3418451855Kg3418451855
Kg3418451855
 
Group 1_FinFET Final.pptx
Group 1_FinFET Final.pptxGroup 1_FinFET Final.pptx
Group 1_FinFET Final.pptx
 
Review of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design ChallengesReview of Fin FET Technology and Circuit Design Challenges
Review of Fin FET Technology and Circuit Design Challenges
 
Passive Optical Networks
Passive Optical NetworksPassive Optical Networks
Passive Optical Networks
 
Design and Implementation of Re-configurable Antenna
Design and Implementation of Re-configurable AntennaDesign and Implementation of Re-configurable Antenna
Design and Implementation of Re-configurable Antenna
 
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet TechnologyA Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
A Noise Tolerant and Low Power Dynamic Logic Circuit Using Finfet Technology
 
The Junctionless Transistor - George J. Ferko V
The Junctionless Transistor - George J. Ferko VThe Junctionless Transistor - George J. Ferko V
The Junctionless Transistor - George J. Ferko V
 
Introduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFETIntroduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFET
 
ZnO based transparent electronics
ZnO based transparent electronicsZnO based transparent electronics
ZnO based transparent electronics
 
Minor report
Minor reportMinor report
Minor report
 
A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...A Survey on Architectural Modifications for Improving Performances of Devices...
A Survey on Architectural Modifications for Improving Performances of Devices...
 
201 209
201 209201 209
201 209
 
Segmentation of Overlapped and Touching Human Chromosome images
Segmentation of Overlapped and Touching Human Chromosome imagesSegmentation of Overlapped and Touching Human Chromosome images
Segmentation of Overlapped and Touching Human Chromosome images
 

Mais de Editor IJARCET

Electrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturizationElectrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturizationEditor IJARCET
 
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207Editor IJARCET
 
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199Editor IJARCET
 
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204Editor IJARCET
 
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194Editor IJARCET
 
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189Editor IJARCET
 
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185Editor IJARCET
 
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176Editor IJARCET
 
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172Editor IJARCET
 
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164Editor IJARCET
 
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158Editor IJARCET
 
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154Editor IJARCET
 
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147Editor IJARCET
 
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124Editor IJARCET
 
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142Editor IJARCET
 
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138Editor IJARCET
 
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129Editor IJARCET
 
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118Editor IJARCET
 
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113Editor IJARCET
 
Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107Editor IJARCET
 

Mais de Editor IJARCET (20)

Electrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturizationElectrically small antennas: The art of miniaturization
Electrically small antennas: The art of miniaturization
 
Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207Volume 2-issue-6-2205-2207
Volume 2-issue-6-2205-2207
 
Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199Volume 2-issue-6-2195-2199
Volume 2-issue-6-2195-2199
 
Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204Volume 2-issue-6-2200-2204
Volume 2-issue-6-2200-2204
 
Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194Volume 2-issue-6-2190-2194
Volume 2-issue-6-2190-2194
 
Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189Volume 2-issue-6-2186-2189
Volume 2-issue-6-2186-2189
 
Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185Volume 2-issue-6-2177-2185
Volume 2-issue-6-2177-2185
 
Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176Volume 2-issue-6-2173-2176
Volume 2-issue-6-2173-2176
 
Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172Volume 2-issue-6-2165-2172
Volume 2-issue-6-2165-2172
 
Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164Volume 2-issue-6-2159-2164
Volume 2-issue-6-2159-2164
 
Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158Volume 2-issue-6-2155-2158
Volume 2-issue-6-2155-2158
 
Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154Volume 2-issue-6-2148-2154
Volume 2-issue-6-2148-2154
 
Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147Volume 2-issue-6-2143-2147
Volume 2-issue-6-2143-2147
 
Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124Volume 2-issue-6-2119-2124
Volume 2-issue-6-2119-2124
 
Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142Volume 2-issue-6-2139-2142
Volume 2-issue-6-2139-2142
 
Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138Volume 2-issue-6-2130-2138
Volume 2-issue-6-2130-2138
 
Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129Volume 2-issue-6-2125-2129
Volume 2-issue-6-2125-2129
 
Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118Volume 2-issue-6-2114-2118
Volume 2-issue-6-2114-2118
 
Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113Volume 2-issue-6-2108-2113
Volume 2-issue-6-2108-2113
 
Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107Volume 2-issue-6-2102-2107
Volume 2-issue-6-2102-2107
 

Último

New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024BookNet Canada
 
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptxUse of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptxLoriGlavin3
 
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningDSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningLars Bell
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsPixlogix Infotech
 
New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024BookNet Canada
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity PlanDatabarracks
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr BaganFwdays
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebUiPathCommunity
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsSergiu Bodiu
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brandgvaughan
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyAlfredo García Lavilla
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupFlorian Wilhelm
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 3652toLead Limited
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationSlibray Presentation
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxLoriGlavin3
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsRizwan Syed
 
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubUnleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubKalema Edgar
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024Stephanie Beckett
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek SchlawackFwdays
 

Último (20)

New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
 
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptxUse of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
Use of FIDO in the Payments and Identity Landscape: FIDO Paris Seminar.pptx
 
DSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine TuningDSPy a system for AI to Write Prompts and Do Fine Tuning
DSPy a system for AI to Write Prompts and Do Fine Tuning
 
The Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and ConsThe Ultimate Guide to Choosing WordPress Pros and Cons
The Ultimate Guide to Choosing WordPress Pros and Cons
 
New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
New from BookNet Canada for 2024: Loan Stars - Tech Forum 2024
 
How to write a Business Continuity Plan
How to write a Business Continuity PlanHow to write a Business Continuity Plan
How to write a Business Continuity Plan
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
 
DevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platformsDevEX - reference for building teams, processes, and platforms
DevEX - reference for building teams, processes, and platforms
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brand
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
Commit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easyCommit 2024 - Secret Management made easy
Commit 2024 - Secret Management made easy
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project Setup
 
Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365Ensuring Technical Readiness For Copilot in Microsoft 365
Ensuring Technical Readiness For Copilot in Microsoft 365
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
 
The State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptxThe State of Passkeys with FIDO Alliance.pptx
The State of Passkeys with FIDO Alliance.pptx
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
 
Unleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding ClubUnleash Your Potential - Namagunga Girls Coding Club
Unleash Your Potential - Namagunga Girls Coding Club
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
 

Design and Analysis of Local Oscillator Circuits Using FINFET and SET Technologies

  • 1. ISSN: 2278 – 1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 5, July 2012 Design of Local Oscillator Circuit for FINFET and SET Haramardeep Singh Lovely Professional University  Abstract— Nanometer scale devices have the I. INTRODUCTION potential of replacing the CMOS based device as Due to small and flexible devices demand in because of low power operation. Nanotechnology is electronic equipment is rising, so the researchers are the new and challenging field or technology of 21st giving there day and night for shrinking the size of century. Researchers were trying to scale the transistor. Previous CMOS technology was meeting MOSFET to nano-metric scale from 180nm to 13 the requirement of the consumer and scaling was the nm, but beyond 10nm the MOSFET faced quantum effects and thus the characteristic of major factor, which was driving the technology. But normal MOSFET was altered to large extend. So, due to sub-threshold conduction, hot electron and to cope up with technology development, scattering type limitations in CMOS transistor, scaling researcher introduces new technology in which below 13 nm was not possible. electronics work beyond 10 nm. The first Then researcher thinks of shifting the CMOS transistor developed was SET, which used single technology to some other technology, which can electron for operation. The fundamental principle overcome the limitations. So the first to take the place of SET device action is the coulomb blockade of CMOS transistor was FINFET device, which phenomena, which result in on or off states of this consist of the multiple gates, followed by CNTFET, transistor. Inverter design using FINFET and SET SET and RTD, which lead to further scaling. has been done. Ring oscillators are probably the Nanotechnology is new and emerging field in each simplest type of oscillator used in RFIC design. and every field of engineering. It may be an electronic They can be designed for a fixed frequency and circuit or a polymer, nanotechnology have found their variable frequency operation. Three stage ring way to make and enhance the new material which oscillator for SET and FINFET has been designed make life more flexible and comfortable. It is the using HSPICE and the waveform has observed. science dealing with device with dimension in scale of For SET based device the output waveform was nano-meters. Nanotechnology is present in medical, unstable in the beginning with observable electronics, polymer, fibers and medicine fluctuation but after a period of time it was stable. applications. The first and the most important device FINFET based circuit was stable compared to SET in the Nanotechnology was the Carbon Nano-Tube. based. The Frequency for SET base oscillator has Then followed by transistor from Carbon Nano-tube been calculated as 40.2 GHz and the frequency for and lots other application FINFET based oscillator has been calculated as 38.6 GHz. II. FINFET Index Terms— CMOS, FINFET, HSPICE, SET A FINFET refers to a FET which has multiple number of gates embedded on a single device. Single gate electrode act as controlling device for the FINFET as it has many number of gates, wherein the Manuscript received on 24th July 2012 multiple gate surfaces act electrically as a single gate, Haramardeep Singh, Department of Electronics and or by independent gate electrodes. These devices were Communication, Lovely Professional University (e-mail: haramardeep.16454@lpu.co.in). Ludhiana, Punjab, 8427260039 developed keeping in mind the drawback which was observed in CMOS when they were scaled to very 251 All Rights Reserved © 2012 IJARCET
  • 2. ISSN: 2278 – 1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 5, July 2012 small value. Rich diversity of design styles, made represents source electrode, node 2,4 is island, while possible by independent control of FinFET gates can node 3 represents drain electrode. In between these be used effectively to reduce total control of FinFET nodes are tunnel junctions, which are described by gates, can be used effectively to reduce total active tunnel capacitance(C) and tunnel resistance(R). power consumption. There are basically 3 types of When the bias voltage is zero, Fermi levels of both orientation possible for the FINFET. [1][2][3] source and drain are in the state of equilibrium until the bias voltage is exerted. An electron will tunnel 1. Planar independently through the tunnel junctions from 2. Vertical source to drain via dot when there is empty state at the 3. FINFET energy level of the island which is between the Fermi levels of the electrodes. The electron tunneling alters Figure 1 displays three types of FINFET. All the the electrostatic potential of the island as well as three types of FINFET have different geometry but the charge. [7] basic working principle is same for all the three types. IV. RING OSCILLATOR RFIC design include the ring oscillators because these are simplest and good type of oscillator. Designing the fixed variable frequency operation oscillotor is possible. They are usually included on the „die‟ as a way of checking the process used in manufacturing the die to see it meets the relevant spice predictions thus verifying other circuits on the chip. The output compared to the input provided by the amplifier is a replica. Oscillator doesn‟t require any input signal for the production of the output. It produces damped and un-damped oscillation Figure 1 Different types of FINFET according to the requirement. Figure 3 shows the three fundamental parts of a feedback oscillator .The III. SET resonator may contain transformers or other impedance transforming components such as coupling SET is single electron tunneling device designed in capacitors. nano-scale. The basic principle of SET device action is coulomb blockade phenomenon. Figure 2(a) display the SET structure which clearly shows three terminal devices namely gate, drain and source. The source and drain is isolated with island to which gate is connected. [5] Figure 3 Circuits for three Stage Ring Oscillators [8] There is no signal provision for the amplifier, but even if it is considered to be noise-free amplifier, somewhere noise will interfere in the system. This Figure 2 (a) Geometry of SET (b) Equivalent Circuit noise will be considered for the input of the amplifier of SET [6] where amplification will take place and at each stage Single electron transistor consists of small tunnel with feedback, the noise signal will reach to noticeable junctions, capacitances, and voltage sources. A spot. [9] tunneling electron can be described as a discrete charge due to stochastic nature of a tunneling event. Figure 2 (b) illustrate the nodes, where node 1 252 All Rights Reserved © 2012 IJARCET
  • 3. ISSN: 2278 – 1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 5, July 2012 V. DESIGN OF RING OSCILLATOR USING SET just a file describing the behavior of the transistor. It SET is single electron tunneling device designed in contains various parameters of the transistor which nano-scale, this act as a switch in the many circuit.3 describe its properties. [10] The spice code for the three stage ring oscillator is being developed and the The source and drain is isolated with island to which model file for FINFET is downloaded from the gate is connected. The three stage Ring oscillator for internet and being included in the code. Figure 5 the SET based device is build using HSPICE software. display the design of oscillator, which include The spice code for the three stage ring oscillator is integration of three inverter based on FINFET being developed and the model file for SET has been transistor. Each inverter comprises of two transistor downloaded from the internet and being included in attached together. the code [10]. Figure 4 shows the circuit diagram for SET based ring oscillator which clearly illustrate the SET inverter connected in series with feedback. Figure 5 Design of three-stage FINFET based ring oscillator The 3-stage ring oscillator design for FINFET based Figure 4 Design of three-stage SET based has been developed, the delay calculation and ring oscillator frequency calculation has been carried out as per equation number (2) and mentioned below: The 3-stage SET based ring oscillator has been developed, the delay calculation and frequency Freqosc = 1/ (2*N*Td)……………….... (2) calculation has been carried out as per equation (1) To obtain the frequency of oscillator, the following Freqosc = 1/ (2*N*Td) ……………... (1) parameters are taken in to account: To obtain the frequency of oscillator, the following No of stages= 3 Stages parameters are taken in to account: Total Delay = I1 + I2 + I3 = 1.438 + 1.425 + 1.451 No of stages= 3 Stages = 4.314 ps Total Delay = I1 + I2 + I3 = 1 / (2 * 3 * 4.314 ps) = 1.374 + 1.381 + 1.384 = 1/ 25.884 = 4.139 ps = 38.6 GHz = 1 / (2 * 3 * 4.139 ps) = 1/ 24.834 VII. RESULT AND DISCUSSION = 40.2 GHz The code for local oscillator for both FINFET and VI. DESIGN OF RING OSCILLATOR USING FINFET SET has been written in HSPICE software and silualtion result were observed. Figure 6 and 7 display FINFET are the device which have more than one the otput waveform for SET and FINFET based local gate. A FINET is like a FET, but the channel has been oscillator respectively. The graph obtained is turned on its edge and made to standup. The three amplitude(in milli-volts) versus time period. The stage Ring oscillator for the FINFET based device is build using HSPICE software. HSPICE is a powerful output can be observed as single-single inverter output general purpose analog and mixed-mode circuit and the third output of inverter is observed as the final simulator that is used to verify circuit designs and to oscillator output. In statring some of fluctuation were predict the circuit behavior. Model file is nothing but observed in case of SET but afterward it was 253 All Rights Reserved © 2012 IJARCET
  • 4. ISSN: 2278 – 1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 5, July 2012 improved. FINFET based oscillator were observed more stable compared to SET based oscillator. Figure 6: Output waveform for SET based Ring Oscillator Output of first inverter Output of second inverter Output of third inverter Figure 7: Output waveform for FINFET based Ring Oscillator 254 All Rights Reserved © 2012 IJARCET
  • 5. ISSN: 2278 – 1323 International Journal of Advanced Research in Computer Engineering & Technology Volume 1, Issue 5, July 2012 VIII. CONCLUSION Nano device like FINFET and SET model file has downloaded from internet and the spice code for three stage ring oscillator has been written. The code has been executed using HSPICE software and the waveform was observed. For SET based device the output waveform was unstable in the beginning with observable fluctuation but after a period of time it was stable. FINFET based circuit was stable compared to SET based. The Frequency for SET base oscillator has been calculated as 40.2 GHz and the frequency for FINFET based oscillator has been calculated as 38.6 GHz IX. REFERENCES [1] Simon Deleonibus, “Electronic Device Architecture for the Nano CMOS Era” Pan Stanford Publication, 2009 ISBN-13 978-981-4241-28-1 Chapter 10 [2] Gen Pei et al, “FinFET Design Considerations Based on 3-D Simulation and Analytical Modeling”, IEEE Trans. Electron Devices, vol. 49, pp. 1411-1419, Aug 2002 [3] Andrew Marshall, “Circuit design with FinFET processes” [online] http://www.cmoset.com /uploads/Marshall.pdf. Retrieved on 18th June 2012 [4] S. S. Rathod, A. K. Saxena and S. Dasgupta, “Rad-Hard 32 nm FinFET Based Inverters” IEEE 2009 [5] Seiya Kasai and Hideki Hasegawa, “GaAs SINGLE ELECTRON TRANSISTORS AND LOGIC INVERTERS BASED ON SCHOTTKY WRAP GATE STRUCTURES” , Japan Juornal Applied Physics 36 (1997) [6] Negin Moezi, Daryoosh Dideban and Abbas Ketabi , “A Novel Integrated SET Based Inverter for Nano Power”, American J. of Engineering and Applied Sciences ISSN 1941-7020, 2008 Science Publications Electronic Applications [7] Lee Jia Yen, Ahmad Radzi Mat Isa, Karsono Ahmad Dasuki “Modeling and simulation of single-electron transistors”, Journal of fundamental Science, 12 November 2005 . [8] J P Silver,” Ring oscillator Primer” [online] www.odyseus .nildram .co.uk /RFIC_Circuits.../ Ring_Oscillator.pdf [9] “Phase Shift Oscillator” [online] http://hyperphysics.phy-astr.gsu.edu/hbase/electronic/ oscphas.html. Retrieved on 25rd June 2012 [10] "BSIM", [online] http://embedded.eecs.berkeley.edu/pubs/ downloads/bsim/index.htm Retrieved on 16th June 2012. Haramardeep Singh received B-.Tech .degree in electronics and communication from Lovely Professional University and M.S. degree in VLSI System Design from Coventry University in year 2010 and 2012, respectively. Since 2012, he has been with the department of electronics and communication, Lovely Professional University, where he is currently an Assistant Professor. His research area includes VLSI design, Nanotechnology and Signal Processing Algorithm. 255 All Rights Reserved © 2012 IJARCET